JP2007129601A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007129601A5 JP2007129601A5 JP2005321682A JP2005321682A JP2007129601A5 JP 2007129601 A5 JP2007129601 A5 JP 2007129601A5 JP 2005321682 A JP2005321682 A JP 2005321682A JP 2005321682 A JP2005321682 A JP 2005321682A JP 2007129601 A5 JP2007129601 A5 JP 2007129601A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- circuit block
- output buffer
- timing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000872 buffer Substances 0.000 claims 4
- 230000001360 synchronised effect Effects 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005321682A JP4732131B2 (ja) | 2005-11-07 | 2005-11-07 | 同期回路システム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005321682A JP4732131B2 (ja) | 2005-11-07 | 2005-11-07 | 同期回路システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007129601A JP2007129601A (ja) | 2007-05-24 |
| JP2007129601A5 true JP2007129601A5 (https=) | 2008-12-18 |
| JP4732131B2 JP4732131B2 (ja) | 2011-07-27 |
Family
ID=38151873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005321682A Expired - Fee Related JP4732131B2 (ja) | 2005-11-07 | 2005-11-07 | 同期回路システム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4732131B2 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8856578B2 (en) | 2010-08-20 | 2014-10-07 | Fujitsu Semiconductor Limited | Integrated circuit device including skew adjustment circuit and skew adjustment method |
| US20160162214A1 (en) * | 2014-12-08 | 2016-06-09 | James A McCall | Adjustable low swing memory interface |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3405778B2 (ja) * | 1993-09-09 | 2003-05-12 | セイレイ工業株式会社 | コンバインの前処理装置 |
| JPH0879048A (ja) * | 1994-09-07 | 1996-03-22 | Nec Eng Ltd | 出力バッファ |
| JPH08186480A (ja) * | 1994-12-28 | 1996-07-16 | Nippon Seiki Co Ltd | 半導体集積回路装置 |
| JPH0993108A (ja) * | 1995-09-28 | 1997-04-04 | Toshiba Corp | 入出力(i/o)バッファ回路 |
| JP2000307395A (ja) * | 1999-04-22 | 2000-11-02 | Konica Corp | 同期回路システム |
| JP2004334271A (ja) * | 2003-04-30 | 2004-11-25 | Fujitsu Ltd | 半導体装置及びその設計方法 |
-
2005
- 2005-11-07 JP JP2005321682A patent/JP4732131B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU2003231962A8 (en) | External clock to obtain multiple synchronized computer | |
| TW200721192A (en) | Device for controlling on die termination | |
| WO2005006185A3 (en) | Cross-thread register sharing technique | |
| DE60319962D1 (de) | Multimodus-synchronisation | |
| NO20034554L (no) | Antistoffer mot VLA-1 | |
| EP1700230A4 (en) | DYNAMIC TIME LIMIT IN A CLIENT SERVER SYSTEM | |
| DE60220592D1 (de) | Taktsynchronisation durch Teilnetzwerke | |
| TW200739490A (en) | Shift register and driving method | |
| FI20021262A7 (fi) | Sokerien kiteytys | |
| AU2003218037A1 (en) | Using timing signals to determine proximity between two nodes | |
| DE60311376D1 (de) | Vorregister-Geschwindigkeits- und Takteinstellungssystem | |
| DE50302759D1 (de) | Taktsynchronisationsschaltung | |
| FI20020673A0 (fi) | Ajantasaisen pakettidatan pakettien ajoittaminen | |
| JP2007129601A5 (https=) | ||
| GB0301244D0 (en) | Improved clock gating for synchronous circuits | |
| EP1617561A3 (en) | System and Method for Producing Precision Timing Signals | |
| DE60320505D1 (de) | Verbesserungen an Hochleistungsmotoren | |
| GB2398655B (en) | Time borrowing using dynamic clock shift for bus speed performance | |
| IL205833A0 (en) | Timing signal generator providing synchronized timing signals at non-integer clock multiples adjustable by more than one period | |
| JP2006165099A5 (https=) | ||
| DE502004000456D1 (de) | Ventilsteuerung | |
| WO2008041974A3 (en) | Microcontroller unit (mcu) with suspend mode | |
| JP2011035725A5 (https=) | ||
| TH28237S1 (th) | แบบหล่อคอนกรีต | |
| TH29730S1 (th) | แบบหล่อคอนกรีต |