JP4649362B2 - 発振器制御装置 - Google Patents
発振器制御装置 Download PDFInfo
- Publication number
- JP4649362B2 JP4649362B2 JP2006115461A JP2006115461A JP4649362B2 JP 4649362 B2 JP4649362 B2 JP 4649362B2 JP 2006115461 A JP2006115461 A JP 2006115461A JP 2006115461 A JP2006115461 A JP 2006115461A JP 4649362 B2 JP4649362 B2 JP 4649362B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frequency
- voltage
- output
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000010355 oscillation Effects 0.000 claims description 77
- 239000003990 capacitor Substances 0.000 claims description 17
- 230000001360 synchronised effect Effects 0.000 claims description 10
- 238000010586 diagram Methods 0.000 description 14
- 230000001276 controlling effect Effects 0.000 description 13
- 230000007423 decrease Effects 0.000 description 3
- 230000035945 sensitivity Effects 0.000 description 3
- 239000002131 composite material Substances 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 241000965606 Saccopharyngidae Species 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
- H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
- H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/193—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number the frequency divider/counter comprising a commutable pre-divider, e.g. a two modulus divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
しかしながら、近年の回路動作電圧の低下に伴い、性能を保証しつつ利用可能な電圧可変幅は狭くなってきている。さらに、利用周波数も広帯域化してきている。従来方式のVCOでは単位電圧あたりの周波数可変量を増加させていた。このため、制御電圧上に加わる雑音への感度が大きくなり、位相雑音、スプリアス等の特性が劣化する原因となっていた。
2 チャージポンプ
3 ループフィルタ
4 電圧制御発振器
5 分周器
6 Rカウンタ
7 Nカウンタ
8 第1のコンパレータ
9 第2のコンパレータ
10 制御回路
11 マルチプレックサ
12 プリスケーラ
13 パルススワロカウンタ
14 シグマデルタ変調器
16 スイッチ
17 第1のトランジスタ
18 第2のトランジスタ
19 インバータ
20 LC共振器
21 コイル
22 可変容量
23 スイッチ
24 スイッチ
25 スイッチ
26 容量
27 容量
28 容量
30 Dフリップフロップ
40 比較器
41 Dフリップフロップ
100、200、300、400、500、発振器制御装置
101、501 制御部
205 分周器
504 リング発振器
Claims (4)
- 基準信号と分周信号とを比較し位相差信号を出力する位相周波数検出器と、
前記位相周波数検出器が出力した位相差信号に応じて位相誤差信号を出力するチャージポンプと、
前記チャージポンプが出力した位相誤差信号をフィルタリングし発振周波数制御電圧を出力するループフィルタと、
コイル、このコイルの両端とその両端が接続された可変容量、および、前記可変容量の両端間にスイッチと直列に接続された容量を有するLC共振器を有し、前記発振周波数制御電圧により前記可変容量の容量値が調整されて発振周波数が制御される電圧制御発振器と、
前記電圧制御発振器の出力を分周し、前記分周信号を出力する分周器と、
前記基準信号の波数を所望数カウントし、第1のフラグ信号を出力する第1のカウンタと、
前記分周信号の波数を前記所望数カウントし、第2のフラグ信号を出力する第2のカウンタと、
前記第1のフラグ信号と前記第2のフラグ信号とを比較し、周波数比較信号を出力する第1のコンパレータと、
前記電圧制御発振器、前記第1のカウンタ、前記第2のカウンタ、および、前記分周器に信号を出力して制御する制御回路と、
基準電圧と前記発振周波数制御電圧とが入力され、前記基準信号に同期した信号を出力する第2のコンパレータと、
前記第2のコンパレータの出力信号と前記位相周波数検出器の出力信号とを前記制御回路の選択信号に応じて切り替えて前記チャージポンプに出力するマルチプレックサと、備える
ことを特徴とする発振器制御装置。 - 前記制御回路は、
前記第1のコンパレータの第1の周波数比較信号に基づいて、前記基準信号と前記分周信号との間の周波数差を判定し、前記基準信号に前記分周信号を同期させるための信号を前記分周器に出力し、
前記基準信号と前記分周信号とを同期させた後、前記第1のカウンタおよび第2のカウンタを制御して前記基準信号、前記分周信号の波数を前記所望数カウントさせ、
同期後に出力される前記第1のコンパレータの第2の周波数比較信号に基づいて、前記基準信号と前記分周信号との間の周波数差を判定し、
この周波数差に応じて前記電圧制御発振器に前記スイッチのオンオフを制御する信号を出力して前記電圧制御発振器の発振周波数を制御する
ことを特徴とする請求項1に記載の発振器制御装置。 - 前記分周器は、前記電圧制御発振器の出力した発振信号の波数をカウントするプリスケーラと、このプリスケーラの出力を受けるとともに前記プリスケーラの分周比を制御し、前記プリスケーラの出力に応じて前記分周信号を出力するパルススワロカウンタと、を有する
ことを特徴とする請求項1または2に記載の発振器制御装置。 - 前記第2のコンパレータは、非反転入力端子に前記発振周波数制御電圧が入力され、反転入力端子に基準電圧が入力される比較器と、この比較器の出力がD端子に入力されるとともにCLK端子に前記基準信号が入力され、前記マルチプレックサに信号を出力するDフリップフロップとを有する
ことを特徴とする請求項1ないし3のいずれか一項に記載の発振器制御装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006115461A JP4649362B2 (ja) | 2006-04-19 | 2006-04-19 | 発振器制御装置 |
US11/735,559 US7605662B2 (en) | 2006-04-19 | 2007-04-16 | Oscillator controller incorporating a voltage-controlled oscillator that outputs an oscillation signal at a desired oscillation frequency |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006115461A JP4649362B2 (ja) | 2006-04-19 | 2006-04-19 | 発振器制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007288647A JP2007288647A (ja) | 2007-11-01 |
JP4649362B2 true JP4649362B2 (ja) | 2011-03-09 |
Family
ID=38618955
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006115461A Active JP4649362B2 (ja) | 2006-04-19 | 2006-04-19 | 発振器制御装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7605662B2 (ja) |
JP (1) | JP4649362B2 (ja) |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8159241B1 (en) | 2007-04-24 | 2012-04-17 | Marvell International Ltd. | Method and apparatus for on-chip adjustment of chip characteristics |
FI20075478A0 (fi) * | 2007-06-21 | 2007-06-21 | Nokia Corp | Vaihelukitun silmukan hallinta |
US7746182B2 (en) * | 2007-11-02 | 2010-06-29 | Texas Instruments Incorporated | Systems and methods for voltage controlled oscillator calibration |
US20090153252A1 (en) * | 2007-12-13 | 2009-06-18 | Mei-Show Chen | Multi-band voltage controlled oscillator controlling module, phase locked loop utilizing which and related method thereof |
JP4729054B2 (ja) * | 2008-01-28 | 2011-07-20 | 株式会社東芝 | 通信用半導体集積回路 |
US8076977B2 (en) * | 2008-08-29 | 2011-12-13 | Infineon Technologies Ag | Device having digitally controlled oscillator |
US9048846B2 (en) | 2008-08-29 | 2015-06-02 | Intel Mobile Communications, Gmbh | Device having digitally controlled oscillator |
TWI375402B (en) * | 2009-02-04 | 2012-10-21 | Nanya Technology Corp | Phase detecting module and related phase detecting method |
US8259890B2 (en) * | 2009-02-18 | 2012-09-04 | Mediatek Inc. | Phase-locked loop circuit and related phase locking method |
KR101180144B1 (ko) * | 2009-02-24 | 2012-09-05 | 광운대학교 산학협력단 | 위상고정루프 기반 주파수 합성기를 위한 자동주파수보정 장치 및 방법 |
JP5213264B2 (ja) * | 2009-06-24 | 2013-06-19 | 株式会社アドバンテスト | Pll回路 |
KR101097646B1 (ko) * | 2009-08-10 | 2011-12-22 | 삼성전기주식회사 | 자동주파수조절기, 자동주파수 조절방법 및 이를 사용하는 주파수합성기 |
EP2613442B1 (en) * | 2012-01-06 | 2015-05-13 | u-blox AG | A method for determining an offset term for a fractional-N PLL synthesizer signal, a synthesizer for carrying out the method, a signal processing device and a GNSS receiver |
US8598924B2 (en) | 2012-02-13 | 2013-12-03 | Rf Monolithics, Inc. | Frequency-locked synthesizer with low power consumption and related system and method |
US9071251B2 (en) | 2013-04-22 | 2015-06-30 | Washington State University | Phase-locked loop outputs with reduced reference spurs and noise |
JP2015089000A (ja) * | 2013-10-31 | 2015-05-07 | 株式会社半導体理工学研究センター | 位相同期回路 |
CN104935305B (zh) * | 2014-03-21 | 2018-06-15 | 博通集成电路(上海)股份有限公司 | 用于调整振荡器的振荡频率的电路及方法 |
US9495285B2 (en) | 2014-09-16 | 2016-11-15 | Integrated Device Technology, Inc. | Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM) |
US9553570B1 (en) | 2014-12-10 | 2017-01-24 | Integrated Device Technology, Inc. | Crystal-less jitter attenuator |
US10003345B2 (en) * | 2014-12-11 | 2018-06-19 | Research & Business Foundation Sungkyunkwan University | Clock and data recovery circuit using digital frequency detection |
US9369139B1 (en) * | 2015-02-14 | 2016-06-14 | Integrated Device Technology, Inc. | Fractional reference-injection PLL |
US9444465B1 (en) * | 2015-03-23 | 2016-09-13 | Peregrine Semiconductor Corporation | Low phase noise frequency divider |
US9336896B1 (en) | 2015-03-23 | 2016-05-10 | Integrated Device Technology, Inc. | System and method for voltage regulation of one-time-programmable (OTP) memory programming voltage |
US9455045B1 (en) | 2015-04-20 | 2016-09-27 | Integrated Device Technology, Inc. | Controlling operation of a timing device using an OTP NVM to store timing device configurations in a RAM |
US9362928B1 (en) | 2015-07-08 | 2016-06-07 | Integrated Device Technology, Inc. | Low-spurious fractional N-frequency divider and method of use |
WO2017016316A1 (zh) * | 2015-07-28 | 2017-02-02 | 纳智源科技(唐山)有限责任公司 | 电子烟气动传感器、气流处理装置及电子烟 |
US9954516B1 (en) | 2015-08-19 | 2018-04-24 | Integrated Device Technology, Inc. | Timing device having multi-purpose pin with proactive function |
US9590637B1 (en) | 2015-08-28 | 2017-03-07 | Integrated Device Technology, Inc. | High-speed programmable frequency divider with 50% output duty cycle |
US9847869B1 (en) | 2015-10-23 | 2017-12-19 | Integrated Device Technology, Inc. | Frequency synthesizer with microcode control |
US9614508B1 (en) | 2015-12-03 | 2017-04-04 | Integrated Device Technology, Inc. | System and method for deskewing output clock signals |
US10075284B1 (en) | 2016-01-21 | 2018-09-11 | Integrated Device Technology, Inc. | Pulse width modulation (PWM) to align clocks across multiple separated cards within a communication system |
US9852039B1 (en) | 2016-02-03 | 2017-12-26 | Integrated Device Technology, Inc | Phase locked loop (PLL) timing device evaluation system and method for evaluating PLL timing devices |
US9859901B1 (en) | 2016-03-08 | 2018-01-02 | Integrated Device Technology, Inc. | Buffer with programmable input/output phase relationship |
US9692394B1 (en) | 2016-03-25 | 2017-06-27 | Integrated Device Technology, Inc. | Programmable low power high-speed current steering logic (LPHCSL) driver and method of use |
US9698787B1 (en) | 2016-03-28 | 2017-07-04 | Integrated Device Technology, Inc. | Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use |
US9581973B1 (en) | 2016-03-29 | 2017-02-28 | Integrated Device Technology, Inc. | Dual mode clock using a common resonator and associated method of use |
US9954541B1 (en) | 2016-03-29 | 2018-04-24 | Integrated Device Technology, Inc. | Bulk acoustic wave resonator based fractional frequency synthesizer and method of use |
US9654121B1 (en) | 2016-06-01 | 2017-05-16 | Integrated Device Technology, Inc. | Calibration method and apparatus for phase locked loop circuit |
KR101855354B1 (ko) | 2016-11-30 | 2018-05-08 | (주)케이에스티테크놀로지 | 저주파 동기신호를 생성하는 장치 및 방법 |
CN107820681B (zh) * | 2017-02-08 | 2021-03-02 | 香港应用科技研究院有限公司 | 目标窗口内多曲线校准的合成器的快速粗调和精调校准 |
US10505552B2 (en) | 2017-03-31 | 2019-12-10 | Stmicroelectronics International N.V. | Locked loop circuit with reference signal provided by un-trimmed oscillator |
US11095295B2 (en) | 2018-06-26 | 2021-08-17 | Silicon Laboratories Inc. | Spur cancellation for spur measurement |
US10659060B2 (en) | 2018-09-27 | 2020-05-19 | Silicon Laboratories Inc. | Spur cancellation with adaptive frequency tracking |
US10680622B2 (en) * | 2018-09-27 | 2020-06-09 | Silicon Laboratories Inc. | Spur canceller with multiplier-less correlator |
US10992305B2 (en) | 2019-01-30 | 2021-04-27 | Blue Danube Systems, Inc. | Initialization method for precision phase adder |
CN110593497A (zh) | 2019-08-30 | 2019-12-20 | 徐州泰和门窗有限公司 | 适用于窗户的自收方雨棚 |
CN110474634B (zh) * | 2019-08-30 | 2020-08-11 | 浙江大学 | 一种避免周跳的快速锁定锁相环电路 |
US10819353B1 (en) | 2019-10-04 | 2020-10-27 | Silicon Laboratories Inc. | Spur cancellation in a PLL system with an automatically updated target spur frequency |
JP7420537B2 (ja) * | 2019-11-26 | 2024-01-23 | ローム株式会社 | 位相ロックループ回路 |
US11038521B1 (en) | 2020-02-28 | 2021-06-15 | Silicon Laboratories Inc. | Spur and quantization noise cancellation for PLLS with non-linear phase detection |
US11316522B2 (en) | 2020-06-15 | 2022-04-26 | Silicon Laboratories Inc. | Correction for period error in a reference clock signal |
US11165432B1 (en) * | 2020-11-06 | 2021-11-02 | Movellus Circuits, Inc. | Glitch-free digital controlled delay line apparatus and method |
CN116170012B (zh) * | 2023-04-26 | 2023-07-25 | 南京美辰微电子有限公司 | 一种具有频率保持和参考频率平滑切换的锁相环电路 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001339301A (ja) * | 2000-05-30 | 2001-12-07 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
JP2002314414A (ja) * | 2001-04-13 | 2002-10-25 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
JP2005167795A (ja) * | 2003-12-04 | 2005-06-23 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザおよび周波数生成方法 |
JP2005269621A (ja) * | 2004-02-19 | 2005-09-29 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ、それを用いた無線通信システム及び周波数シンセサイザの制御方法 |
JP2005311594A (ja) * | 2004-04-20 | 2005-11-04 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7230496B2 (en) * | 2004-02-19 | 2007-06-12 | Matsushita Electric Industrial Co., Ltd. | Frequency synthesizer, radio communication system using the synthesizer, and control method of the synthesizer |
JP2006180194A (ja) * | 2004-12-22 | 2006-07-06 | Toshiba Corp | 周波数シンセサイザ |
-
2006
- 2006-04-19 JP JP2006115461A patent/JP4649362B2/ja active Active
-
2007
- 2007-04-16 US US11/735,559 patent/US7605662B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001339301A (ja) * | 2000-05-30 | 2001-12-07 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
JP2002314414A (ja) * | 2001-04-13 | 2002-10-25 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
JP2005167795A (ja) * | 2003-12-04 | 2005-06-23 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザおよび周波数生成方法 |
JP2005269621A (ja) * | 2004-02-19 | 2005-09-29 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ、それを用いた無線通信システム及び周波数シンセサイザの制御方法 |
JP2005311594A (ja) * | 2004-04-20 | 2005-11-04 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
Also Published As
Publication number | Publication date |
---|---|
US7605662B2 (en) | 2009-10-20 |
JP2007288647A (ja) | 2007-11-01 |
US20070247248A1 (en) | 2007-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4649362B2 (ja) | 発振器制御装置 | |
JP3587818B2 (ja) | 位相制御回路 | |
KR100337998B1 (ko) | 위상동기루프회로 | |
US5694089A (en) | Fast frequency switching synthesizer | |
US10483990B2 (en) | Frequency compensator, electronic device and frequency compensation method | |
US8570107B2 (en) | Clock generating apparatus and frequency calibrating method of the clock generating apparatus | |
US8437441B2 (en) | Phase locked loop capable of fast locking | |
US20100260242A1 (en) | Time digital converter, digital pll frequency synthesizer, transceiver, and receiver | |
US8125253B2 (en) | System and method for dynamically switching between low and high frequency reference clock to PLL and minimizing PLL output frequency changes | |
WO2018145318A1 (en) | Fast coarse tune and fine tune calibration for synthesizer by multi-curve calibration within target window | |
US20070152758A1 (en) | PLL frequency synthesizer | |
JP2010226751A (ja) | 分数分割電荷補償手段を有する周波数シンセサイザ | |
US7786773B2 (en) | Phase-locked loop circuit | |
US7750747B2 (en) | Clock selection circuit and synthesizer | |
US20030214332A1 (en) | Phase locked loop with low steady state phase errors and calibration circuit for the same | |
WO2007080918A1 (ja) | 位相比較回路およびそれを用いたpll周波数シンセサイザ | |
CN107820681B (zh) | 目标窗口内多曲线校准的合成器的快速粗调和精调校准 | |
US10018970B2 (en) | Time-to-digital system and associated frequency synthesizer | |
US20040180638A1 (en) | Low frequency self-calibration of a PLL with multiphase clocks | |
JPH11225072A (ja) | スプリアス抑制装置、スプリアス抑制方法およびフラクショナルnシンセサイザ | |
US9385688B2 (en) | Filter auto-calibration using multi-clock generator | |
JP2002164785A (ja) | 低雑音かつ高速応答の周波数シンセサイザおよび対応する周波数合成方法 | |
JP3592269B2 (ja) | 位相同期回路 | |
US6556087B2 (en) | Fractional frequency division frequency synthesizer having rounded phase control value | |
JP2004080624A (ja) | 周波数シンセサイザ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080924 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100617 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100806 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100830 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101116 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101213 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131217 Year of fee payment: 3 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 4649362 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131217 Year of fee payment: 3 |