JP4602451B2 - データ送信装置及びデータ送信方法 - Google Patents

データ送信装置及びデータ送信方法 Download PDF

Info

Publication number
JP4602451B2
JP4602451B2 JP2008521186A JP2008521186A JP4602451B2 JP 4602451 B2 JP4602451 B2 JP 4602451B2 JP 2008521186 A JP2008521186 A JP 2008521186A JP 2008521186 A JP2008521186 A JP 2008521186A JP 4602451 B2 JP4602451 B2 JP 4602451B2
Authority
JP
Japan
Prior art keywords
data
signal
circuit
clock
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008521186A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2007145160A1 (ja
Inventor
恭子 平田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Publication of JPWO2007145160A1 publication Critical patent/JPWO2007145160A1/ja
Application granted granted Critical
Publication of JP4602451B2 publication Critical patent/JP4602451B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0091—Transmitter details
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0041—Delay of data signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP2008521186A 2006-06-16 2007-06-11 データ送信装置及びデータ送信方法 Expired - Fee Related JP4602451B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006167561 2006-06-16
JP2006167561 2006-06-16
PCT/JP2007/061711 WO2007145160A1 (fr) 2006-06-16 2007-06-11 Dispositif de transmission de données et procédé de transmission de données

Publications (2)

Publication Number Publication Date
JPWO2007145160A1 JPWO2007145160A1 (ja) 2009-10-29
JP4602451B2 true JP4602451B2 (ja) 2010-12-22

Family

ID=38831674

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008521186A Expired - Fee Related JP4602451B2 (ja) 2006-06-16 2007-06-11 データ送信装置及びデータ送信方法

Country Status (4)

Country Link
US (1) US20090274254A1 (fr)
JP (1) JP4602451B2 (fr)
CN (1) CN101473587A (fr)
WO (1) WO2007145160A1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5458556B2 (ja) 2008-11-27 2014-04-02 ソニー株式会社 タイミング調整回路、固体撮像素子、およびカメラシステム
KR20120111281A (ko) * 2011-03-31 2012-10-10 에스케이하이닉스 주식회사 반도체 장치의 데이터 출력 회로
CN103812497B (zh) * 2012-11-06 2017-02-15 珠海全志科技股份有限公司 驱动器及低抖动串行信号的输出方法
US9130735B2 (en) * 2013-07-22 2015-09-08 Qualcomm Incorporated Multi-phase clock generation method
KR102234594B1 (ko) 2014-08-01 2021-04-05 삼성전자주식회사 스큐 보상 회로 및 스큐 보상 회로의 동작 방법
CN109215561B (zh) * 2018-10-30 2021-04-23 惠科股份有限公司 延时调整电路及方法、显示装置
CN113726349B (zh) * 2021-07-30 2023-03-24 珠海亿智电子科技有限公司 一种降低抖动的数据发送器

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62115940A (ja) * 1985-12-12 1987-05-27 Oki Electric Ind Co Ltd 中継装置
JPH10247903A (ja) * 1997-03-04 1998-09-14 Oki Electric Ind Co Ltd ビット同期回路
JPH11168365A (ja) * 1997-09-29 1999-06-22 Matsushita Electric Ind Co Ltd スキュー補正装置
JP2003318871A (ja) * 2002-04-24 2003-11-07 Nec Tohoku Ltd 交換機の網同期システム、及びそれに用いる網同期出力装置とその網同期方法
JP2004135128A (ja) * 2002-10-11 2004-04-30 Yamaha Corp 信号遅延補正回路

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5012142A (en) * 1989-07-28 1991-04-30 At&T Bell Laboratories Differential controlled delay elements and skew correcting detector for delay-locked loops and the like
JP2695078B2 (ja) * 1991-06-10 1997-12-24 株式会社東芝 データ処理装置クロック信号の分配方法
JP3574696B2 (ja) * 1995-05-26 2004-10-06 株式会社アドバンテスト Ｉｃテスタのタイミング発生器
US6157229A (en) * 1997-09-29 2000-12-05 Matsushita Electric Industrial Co., Ltd. Skew compensation device
JP3344466B2 (ja) * 1998-11-04 2002-11-11 日本電気株式会社 信号転送制御方法およびその回路
GB2386012A (en) * 2002-03-02 2003-09-03 Motorola Inc A linearized class C RF amplifier
KR100486261B1 (ko) * 2002-09-16 2005-05-03 삼성전자주식회사 스큐가 없는 듀얼 레일 버스 드라이버
ATE517500T1 (de) * 2003-06-02 2011-08-15 Qualcomm Inc Erzeugung und umsetzung eines signalprotokolls und schnittstelle für höhere datenraten
JP4137005B2 (ja) * 2004-05-25 2008-08-20 Ｎｅｃエレクトロニクス株式会社 位相同期回路
JP4676792B2 (ja) * 2005-03-17 2011-04-27 株式会社リコー データリカバリ方法、データリカバリ回路、データ送受信装置及び情報処理装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62115940A (ja) * 1985-12-12 1987-05-27 Oki Electric Ind Co Ltd 中継装置
JPH10247903A (ja) * 1997-03-04 1998-09-14 Oki Electric Ind Co Ltd ビット同期回路
JPH11168365A (ja) * 1997-09-29 1999-06-22 Matsushita Electric Ind Co Ltd スキュー補正装置
JP2003318871A (ja) * 2002-04-24 2003-11-07 Nec Tohoku Ltd 交換機の網同期システム、及びそれに用いる網同期出力装置とその網同期方法
JP2004135128A (ja) * 2002-10-11 2004-04-30 Yamaha Corp 信号遅延補正回路

Also Published As

Publication number Publication date
JPWO2007145160A1 (ja) 2009-10-29
WO2007145160A1 (fr) 2007-12-21
CN101473587A (zh) 2009-07-01
US20090274254A1 (en) 2009-11-05

Similar Documents

Publication Publication Date Title
JP4602451B2 (ja) データ送信装置及びデータ送信方法
JP5716609B2 (ja) 多相クロック発生回路、及び多相クロック発生方法
JP5471509B2 (ja) パラレル−シリアル変換器
US20150089108A1 (en) Clock signals for dynamic reconfiguration of communication link bundles
US11550749B2 (en) Serial data interface with reduced loop delay
TW201742379A (zh) 使用正交時脈之高速序列轉換器
US9685978B2 (en) Serializer and data transmitter comprising the same
US8169347B2 (en) Parallel-to-serial converter and parallel data output device
US7793021B2 (en) Method for synchronizing a transmission of information and a device having synchronizing capabilities
EP3024141A1 (fr) Systèmes et procédés d'interpolation
JP2009118449A (ja) 高集積システムのためのクロックデータ復旧回路及び方法
US7750711B2 (en) Phase select circuit with reduced hysteresis effect
KR101046730B1 (ko) 반도체 메모리 장치 및 그 구동 방법
JP6410594B2 (ja) シンクロナイザおよび半導体装置
US7249273B2 (en) Synchronized serial interface
US6975173B2 (en) Transformation of a periodic signal into an adjustable-frequency signal
JP2007312321A (ja) シリアル・パラレル変換用の半導体集積回路
KR100902049B1 (ko) 주파수 조정 장치 및 이를 포함하는 ｄｌｌ 회로
US20120155567A1 (en) Data transmission apparatus and transmission method thereof
JP4945616B2 (ja) ディジタルインターフェースを有する半導体装置
JP5923730B2 (ja) クロックデータ復元装置
KR101315852B1 (ko) 데이터 통신용 송신기
KR101206146B1 (ko) 직렬 변환기 및 직렬 변환 방법
CN102281053B (zh) 高速数模转换器和模数转换器用带延迟锁相环的数据接口
US20110158299A1 (en) Transmitting apparatus and communication system

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100615

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100805

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100907

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100929

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131008

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4602451

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees