JP4579539B2 - 高周波数信号のアイソレーションを提供する半導体素子 - Google Patents

高周波数信号のアイソレーションを提供する半導体素子 Download PDF

Info

Publication number
JP4579539B2
JP4579539B2 JP2003543096A JP2003543096A JP4579539B2 JP 4579539 B2 JP4579539 B2 JP 4579539B2 JP 2003543096 A JP2003543096 A JP 2003543096A JP 2003543096 A JP2003543096 A JP 2003543096A JP 4579539 B2 JP4579539 B2 JP 4579539B2
Authority
JP
Japan
Prior art keywords
well
ring
sti
buried
active region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003543096A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005536867A (ja
JP2005536867A5 (https=
Inventor
ドゥ、ヤン
クマール バナジー、スマン
トーマ、レイナー
デュバレット、アラン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2005536867A publication Critical patent/JP2005536867A/ja
Publication of JP2005536867A5 publication Critical patent/JP2005536867A5/ja
Application granted granted Critical
Publication of JP4579539B2 publication Critical patent/JP4579539B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/30Isolation regions comprising PN junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188Manufacturing their isolation regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01Manufacture or treatment
    • H10W10/031Manufacture or treatment of isolation regions comprising PN junctions

Landscapes

  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
  • Solid State Image Pick-Up Elements (AREA)
JP2003543096A 2001-11-02 2002-10-10 高周波数信号のアイソレーションを提供する半導体素子 Expired - Fee Related JP4579539B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/003,535 US6563181B1 (en) 2001-11-02 2001-11-02 High frequency signal isolation in a semiconductor device
PCT/US2002/032346 WO2003041161A2 (en) 2001-11-02 2002-10-10 High frequency signal isolation in a semiconductor device

Publications (3)

Publication Number Publication Date
JP2005536867A JP2005536867A (ja) 2005-12-02
JP2005536867A5 JP2005536867A5 (https=) 2009-12-24
JP4579539B2 true JP4579539B2 (ja) 2010-11-10

Family

ID=21706319

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003543096A Expired - Fee Related JP4579539B2 (ja) 2001-11-02 2002-10-10 高周波数信号のアイソレーションを提供する半導体素子

Country Status (7)

Country Link
US (1) US6563181B1 (https=)
EP (1) EP1497858B1 (https=)
JP (1) JP4579539B2 (https=)
KR (1) KR100909346B1 (https=)
CN (1) CN1314098C (https=)
TW (1) TW561550B (https=)
WO (1) WO2003041161A2 (https=)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6710424B2 (en) 2001-09-21 2004-03-23 Airip RF chipset architecture
US20030234438A1 (en) * 2002-06-24 2003-12-25 Motorola, Inc. Integrated circuit structure for mixed-signal RF applications and circuits
US7667268B2 (en) * 2002-08-14 2010-02-23 Advanced Analogic Technologies, Inc. Isolated transistor
US7834421B2 (en) * 2002-08-14 2010-11-16 Advanced Analogic Technologies, Inc. Isolated diode
US8089129B2 (en) * 2002-08-14 2012-01-03 Advanced Analogic Technologies, Inc. Isolated CMOS transistors
US7825488B2 (en) * 2006-05-31 2010-11-02 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
US8513087B2 (en) * 2002-08-14 2013-08-20 Advanced Analogic Technologies, Incorporated Processes for forming isolation structures for integrated circuit devices
US7956391B2 (en) * 2002-08-14 2011-06-07 Advanced Analogic Technologies, Inc. Isolated junction field-effect transistor
US6744112B2 (en) * 2002-10-01 2004-06-01 International Business Machines Corporation Multiple chip guard rings for integrated circuit and chip guard ring interconnect
US6891207B2 (en) * 2003-01-09 2005-05-10 International Business Machines Corporation Electrostatic discharge protection networks for triple well semiconductor devices
US7429891B2 (en) * 2003-02-14 2008-09-30 Broadcom Corporation Method and system for low noise amplifier (LNA) gain adjustment through narrowband received signal strength indicator (NRSSI)
US7851860B2 (en) * 2004-03-26 2010-12-14 Honeywell International Inc. Techniques to reduce substrate cross talk on mixed signal and RF circuit design
US7138686B1 (en) 2005-05-31 2006-11-21 Freescale Semiconductor, Inc. Integrated circuit with improved signal noise isolation and method for improving signal noise isolation
US7608913B2 (en) 2006-02-23 2009-10-27 Freescale Semiconductor, Inc. Noise isolation between circuit blocks in an integrated circuit chip
US7881679B1 (en) * 2007-03-14 2011-02-01 Rf Micro Devices, Inc. Method and apparatus for integrating power amplifiers with phase locked loop in a single chip transceiver
US8138570B2 (en) * 2007-03-28 2012-03-20 Advanced Analogic Technologies, Inc. Isolated junction field-effect transistor
US7651889B2 (en) 2007-09-13 2010-01-26 Freescale Semiconductor, Inc. Electromagnetic shield formation for integrated circuit die package
US8227902B2 (en) * 2007-11-26 2012-07-24 Taiwan Semiconductor Manufacturing Company, Ltd. Structures for preventing cross-talk between through-silicon vias and integrated circuits
CN101635298B (zh) * 2009-06-10 2014-12-31 北京中星微电子有限公司 平面工艺的三维集成电路
US8546953B2 (en) * 2011-12-13 2013-10-01 Taiwan Semiconductor Manufacturing Co., Ltd. Through silicon via (TSV) isolation structures for noise reduction in 3D integrated circuit
US8921978B2 (en) * 2012-01-10 2014-12-30 Taiwan Semiconductor Manufacturing Co., Ltd. Dual DNW isolation structure for reducing RF noise on high voltage semiconductor devices
CN104332409B (zh) * 2014-11-05 2017-09-19 北京大学 基于深n阱工艺隔离隧穿场效应晶体管的制备方法
CN110880502B (zh) * 2018-09-05 2022-10-14 无锡华润上华科技有限公司 半导体结构及电机驱动装置
JP7176676B2 (ja) * 2018-11-16 2022-11-22 ミネベアミツミ株式会社 検出装置
KR102952755B1 (ko) 2021-06-14 2026-04-15 삼성전자주식회사 웰 영역을 포함하는 반도체 장치

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56120141A (en) * 1980-02-27 1981-09-21 Toshiba Corp Semiconductor device
JPS62177959A (ja) * 1986-01-31 1987-08-04 Nec Corp 半導体装置
JPH0353561A (ja) * 1989-07-21 1991-03-07 Fujitsu Ltd 半導体集積回路装置
US5027183A (en) * 1990-04-20 1991-06-25 International Business Machines Isolated semiconductor macro circuit
JPH04147668A (ja) * 1990-10-11 1992-05-21 Hitachi Ltd 半導体集積回路装置とその製造方法
JP2976912B2 (ja) * 1997-01-13 1999-11-10 日本電気株式会社 半導体記憶装置
JP2000021972A (ja) * 1998-07-03 2000-01-21 Fujitsu Ltd 半導体装置
US6349067B1 (en) * 2001-01-30 2002-02-19 International Business Machines Corporation System and method for preventing noise cross contamination between embedded DRAM and system chip

Also Published As

Publication number Publication date
CN1610966A (zh) 2005-04-27
KR20040053273A (ko) 2004-06-23
US20030085432A1 (en) 2003-05-08
JP2005536867A (ja) 2005-12-02
WO2003041161A2 (en) 2003-05-15
KR100909346B1 (ko) 2009-07-24
TW561550B (en) 2003-11-11
WO2003041161A3 (en) 2003-11-13
CN1314098C (zh) 2007-05-02
US6563181B1 (en) 2003-05-13
EP1497858A2 (en) 2005-01-19
EP1497858B1 (en) 2011-09-28

Similar Documents

Publication Publication Date Title
JP4579539B2 (ja) 高周波数信号のアイソレーションを提供する半導体素子
JP2005536867A5 (https=)
US8049284B2 (en) Bipolar device compatible with CMOS process technology
JP5209301B2 (ja) 混合信号についての基板クロストークを低減する技術及びrf回路設計
US8530931B2 (en) Semiconductor device and method of manufacturing the same
US7030455B2 (en) Integrated electromagnetic shielding device
JP2003152098A (ja) 無線周波数用集積回路
TW200427059A (en) Structure to reduce signal cross-talk through semiconductor substrate for system on chip applications
US20110309466A1 (en) Semiconductor device and method for manufacturing the same
TWI408779B (zh) 半導體裝置之形成方法及其結構
US8710616B2 (en) Die seal ring
JP2003197759A (ja) 半導体装置
TW200929525A (en) Inductor of semiconductor device and method for manufacturing the same
US6740953B2 (en) High frequency integrated devices
KR102326483B1 (ko) 반도체 디바이스들에 대한 기판 노이즈 격리 구조들
CN211828775U (zh) 一种射频芯片的衬底隔离结构
US7902013B1 (en) Method of forming a semiconductor die with reduced RF attenuation
US20070090412A1 (en) Semiconductor device
US20060046405A1 (en) Semiconductor device
KR100707594B1 (ko) 반도체 소자의 싸이리스터형 격리 구조
JP2006313861A (ja) 半導体装置
US20060220146A1 (en) Semiconductor device
JP2006286696A (ja) 半導体装置及びその製造方法
KR20080065826A (ko) 전기적으로 단선된 영역을 가진 mob를 포함하는 반도체소자

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051007

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051007

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071228

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090714

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20091014

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100727

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100826

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130903

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4579539

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees