JP4053702B2 - 半導体記憶装置及びその製造方法 - Google Patents

半導体記憶装置及びその製造方法 Download PDF

Info

Publication number
JP4053702B2
JP4053702B2 JP33660699A JP33660699A JP4053702B2 JP 4053702 B2 JP4053702 B2 JP 4053702B2 JP 33660699 A JP33660699 A JP 33660699A JP 33660699 A JP33660699 A JP 33660699A JP 4053702 B2 JP4053702 B2 JP 4053702B2
Authority
JP
Japan
Prior art keywords
film
insulating film
bit line
storage electrode
contact plug
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP33660699A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001156269A5 (enExample
JP2001156269A (ja
Inventor
克彦 稗田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP33660699A priority Critical patent/JP4053702B2/ja
Priority to US09/718,389 priority patent/US6388282B1/en
Publication of JP2001156269A publication Critical patent/JP2001156269A/ja
Publication of JP2001156269A5 publication Critical patent/JP2001156269A5/ja
Application granted granted Critical
Publication of JP4053702B2 publication Critical patent/JP4053702B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • H10B12/0335Making a connection between the transistor and the capacitor, e.g. plug
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48Data lines or contacts therefor
    • H10B12/482Bit lines
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48Data lines or contacts therefor
    • H10B12/485Bit line contacts

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
JP33660699A 1999-11-26 1999-11-26 半導体記憶装置及びその製造方法 Expired - Fee Related JP4053702B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP33660699A JP4053702B2 (ja) 1999-11-26 1999-11-26 半導体記憶装置及びその製造方法
US09/718,389 US6388282B1 (en) 1999-11-26 2000-11-24 Semiconductor memory device and method of manufacture the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP33660699A JP4053702B2 (ja) 1999-11-26 1999-11-26 半導体記憶装置及びその製造方法

Publications (3)

Publication Number Publication Date
JP2001156269A JP2001156269A (ja) 2001-06-08
JP2001156269A5 JP2001156269A5 (enExample) 2005-09-02
JP4053702B2 true JP4053702B2 (ja) 2008-02-27

Family

ID=18300905

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33660699A Expired - Fee Related JP4053702B2 (ja) 1999-11-26 1999-11-26 半導体記憶装置及びその製造方法

Country Status (2)

Country Link
US (1) US6388282B1 (enExample)
JP (1) JP4053702B2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100382730B1 (ko) * 2000-12-14 2003-05-09 삼성전자주식회사 반도체 소자의 금속 컨택 구조체 및 그 형성방법
KR20030002896A (ko) * 2001-06-30 2003-01-09 주식회사 하이닉스반도체 캐패시터의 제조 방법
US7045844B2 (en) * 2002-06-21 2006-05-16 Micron Technology, Inc. Memory cell and method for forming the same
US6756625B2 (en) * 2002-06-21 2004-06-29 Micron Technology, Inc. Memory cell and method for forming the same
KR100481173B1 (ko) * 2002-07-12 2005-04-07 삼성전자주식회사 다마신 비트라인공정을 이용한 반도체 메모리장치 및 그의제조방법
US7230292B2 (en) * 2003-08-05 2007-06-12 Micron Technology, Inc. Stud electrode and process for making same
US20110042722A1 (en) * 2009-08-21 2011-02-24 Nanya Technology Corp. Integrated circuit structure and memory array
KR101096835B1 (ko) * 2010-01-08 2011-12-22 주식회사 하이닉스반도체 반도체 소자의 형성 방법
KR20160013765A (ko) * 2014-07-28 2016-02-05 삼성전자주식회사 반도체 장치

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3749776B2 (ja) * 1997-02-28 2006-03-01 株式会社東芝 半導体装置
JPH1117116A (ja) 1997-06-27 1999-01-22 Toshiba Corp 半導体装置およびその製造方法
US6278152B1 (en) 1997-06-27 2001-08-21 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same

Also Published As

Publication number Publication date
US6388282B1 (en) 2002-05-14
JP2001156269A (ja) 2001-06-08

Similar Documents

Publication Publication Date Title
JP5646798B2 (ja) 半導体集積回路装置の製造方法
US6737694B2 (en) Ferroelectric memory device and method of forming the same
US6909134B2 (en) Ferroelectric memory device using via etch-stop layer and method for manufacturing the same
JP4809961B2 (ja) 半導体装置及びその製造方法
JP4061618B2 (ja) 強誘電体メモリ素子およびその製造方法
US6677630B1 (en) Semiconductor device having ferroelectric film and manufacturing method thereof
KR100273987B1 (ko) 디램 장치 및 제조 방법
US20100052021A1 (en) Semiconductor memory device
JP3768102B2 (ja) 半導体記憶装置及びその製造方法
US6696721B2 (en) Semiconductor device having a three-dimensional capacitor such as a stack-type capacitor
JP3810349B2 (ja) 半導体記憶装置及びその製造方法
JP4053702B2 (ja) 半導体記憶装置及びその製造方法
US6867451B2 (en) Semiconductor device and method for manufacturing the same
KR20060111918A (ko) 반도체 장치 및 그 제조 방법
US6964899B2 (en) Semiconductor device and method of manufacturing the same
KR20030002864A (ko) 반도체소자의 제조방법
JP4956355B2 (ja) 半導体装置の製造方法
US6855565B2 (en) Semiconductor device having ferroelectric film and manufacturing method thereof
JP3871618B2 (ja) 半導体記憶装置及びその製造方法
JP2001345434A (ja) 半導体装置
US20240107751A1 (en) Semiconductor memory device
JP2004179497A (ja) 半導体装置および半導体装置の製造方法
JPH1117116A (ja) 半導体装置およびその製造方法
JP4441186B2 (ja) 半導体装置の製造方法
JP2001217407A (ja) 半導体集積回路装置およびその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050301

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050301

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070726

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070731

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071001

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071023

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071109

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20071204

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20071206

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101214

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101214

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees