JP3834424B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP3834424B2 JP3834424B2 JP14951198A JP14951198A JP3834424B2 JP 3834424 B2 JP3834424 B2 JP 3834424B2 JP 14951198 A JP14951198 A JP 14951198A JP 14951198 A JP14951198 A JP 14951198A JP 3834424 B2 JP3834424 B2 JP 3834424B2
- Authority
- JP
- Japan
- Prior art keywords
- solder
- recess
- groove
- circuit board
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0373—Conductors having a fine structure, e.g. providing a plurality of contact points with a structured tool
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09472—Recessed pad for surface mounting; Recessed electrode of component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3465—Application of solder
- H05K3/3485—Application of solder paste, slurry or powder
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07321—Aligning
- H10W72/07327—Aligning involving guiding structures, e.g. spacers or supporting members
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Wire Bonding (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14951198A JP3834424B2 (ja) | 1998-05-29 | 1998-05-29 | 半導体装置 |
| US09/322,741 US6111309A (en) | 1998-05-29 | 1999-05-28 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14951198A JP3834424B2 (ja) | 1998-05-29 | 1998-05-29 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11345900A JPH11345900A (ja) | 1999-12-14 |
| JPH11345900A5 JPH11345900A5 (https=) | 2005-04-14 |
| JP3834424B2 true JP3834424B2 (ja) | 2006-10-18 |
Family
ID=15476750
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14951198A Expired - Fee Related JP3834424B2 (ja) | 1998-05-29 | 1998-05-29 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6111309A (https=) |
| JP (1) | JP3834424B2 (https=) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6326701B1 (en) * | 1999-02-24 | 2001-12-04 | Sanyo Electric Co., Ltd. | Chip size package and manufacturing method thereof |
| DE10025774A1 (de) * | 2000-05-26 | 2001-12-06 | Osram Opto Semiconductors Gmbh | Halbleiterbauelement mit Oberflächenmetallisierung |
| DE10037821A1 (de) * | 2000-08-03 | 2002-02-21 | Bosch Gmbh Robert | Baugruppe, insbesondere Wafer-Baugruppe |
| DE10145348C1 (de) * | 2001-09-14 | 2003-03-27 | Siemens Dematic Ag | Zwischenträger für elektronische Bauelemente und Verfahren zur Lötkontaktierung eines derartigen Zwischenträgers |
| KR100444163B1 (ko) * | 2001-12-27 | 2004-08-11 | 동부전자 주식회사 | 솔더조인트 강성 보강장치 |
| US7015590B2 (en) | 2003-01-10 | 2006-03-21 | Samsung Electronics Co., Ltd. | Reinforced solder bump structure and method for forming a reinforced solder bump |
| US7719391B2 (en) * | 2006-06-21 | 2010-05-18 | Cobham Defense Electronic Systems Corporation | Dielectric resonator circuits |
| CN107481987B (zh) * | 2017-06-30 | 2019-12-06 | 华为技术有限公司 | 一种集成电子装置、集成电子装置的生产方法及电子设备 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
| DE69426347T2 (de) * | 1993-09-29 | 2001-05-17 | Matsushita Electric Industrial Co., Ltd. | Verfahren zum Montieren einer Halbleiteranordnung auf einer Schaltungsplatte und eine Schaltungsplatte mit einer Halbleiteranordnung darauf |
| JP3176542B2 (ja) * | 1995-10-25 | 2001-06-18 | シャープ株式会社 | 半導体装置及びその製造方法 |
| JPH09260552A (ja) * | 1996-03-22 | 1997-10-03 | Nec Corp | 半導体チップの実装構造 |
| US5894167A (en) * | 1996-05-08 | 1999-04-13 | Micron Technology, Inc. | Encapsulant dam standoff for shell-enclosed die assemblies |
-
1998
- 1998-05-29 JP JP14951198A patent/JP3834424B2/ja not_active Expired - Fee Related
-
1999
- 1999-05-28 US US09/322,741 patent/US6111309A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH11345900A (ja) | 1999-12-14 |
| US6111309A (en) | 2000-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6518666B1 (en) | Circuit board reducing a warp and a method of mounting an integrated circuit chip | |
| US6984889B2 (en) | Semiconductor device | |
| JP3967133B2 (ja) | 半導体装置及び電子機器の製造方法 | |
| US6414382B1 (en) | Film carrier tape, semiconductor assembly, semiconductor device and method of manufacturing the same, mounted board, and electronic instrument | |
| JP3066579B2 (ja) | 半導体パッケージ | |
| US20020089050A1 (en) | Semiconductor device | |
| JPH09330996A (ja) | 電子パッケージ | |
| KR100606295B1 (ko) | 회로 모듈 | |
| JPH07170098A (ja) | 電子部品の実装構造および実装方法 | |
| JP3834424B2 (ja) | 半導体装置 | |
| JP2006310649A (ja) | 半導体装置パッケージおよびその製造方法、ならびに半導体装置パッケージ用一括回路基板 | |
| JP2008153492A (ja) | 電子部品内蔵基板および電子部品内蔵基板の製造方法 | |
| JP3695458B2 (ja) | 半導体装置、回路基板並びに電子機器 | |
| JP3847602B2 (ja) | 積層型半導体装置及びその製造方法並びに半導体装置搭載マザーボード及び半導体装置搭載マザーボードの製造方法 | |
| JP2003023243A (ja) | 配線基板 | |
| JP2002026073A (ja) | 半導体装置およびその製造方法 | |
| JP2007005452A (ja) | 半導体装置 | |
| JP2891426B2 (ja) | 半導体装置 | |
| JP3563170B2 (ja) | 半導体装置の製造方法 | |
| JPH10256428A (ja) | 半導体パッケージ | |
| TWI440145B (zh) | 金屬柱焊接晶片連接之封裝構造及其電路基板 | |
| JP2005101132A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
| CN222690682U (zh) | 一种功率器件MOS堆叠封装Bumpless引线键合结构 | |
| JP2007103614A (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2841825B2 (ja) | 混成集積回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040607 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040607 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20051104 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20051206 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060203 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060407 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060601 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20060714 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20060724 |
|
| LAPS | Cancellation because of no payment of annual fees |