JP3743109B2 - ディジタル／アナログ変換回路 - Google Patents
ディジタル／アナログ変換回路 Download PDFInfo
- Publication number
- JP3743109B2 JP3743109B2 JP09584797A JP9584797A JP3743109B2 JP 3743109 B2 JP3743109 B2 JP 3743109B2 JP 09584797 A JP09584797 A JP 09584797A JP 9584797 A JP9584797 A JP 9584797A JP 3743109 B2 JP3743109 B2 JP 3743109B2
- Authority
- JP
- Japan
- Prior art keywords
- digital
- clock signal
- analog
- data
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP09584797A JP3743109B2 (ja) | 1997-04-14 | 1997-04-14 | ディジタル／アナログ変換回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP09584797A JP3743109B2 (ja) | 1997-04-14 | 1997-04-14 | ディジタル／アナログ変換回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10290164A JPH10290164A (ja) | 1998-10-27 |
| JPH10290164A5 JPH10290164A5 (enExample) | 2004-10-14 |
| JP3743109B2 true JP3743109B2 (ja) | 2006-02-08 |
Family
ID=14148775
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP09584797A Expired - Fee Related JP3743109B2 (ja) | 1997-04-14 | 1997-04-14 | ディジタル／アナログ変換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3743109B2 (enExample) |
-
1997
- 1997-04-14 JP JP09584797A patent/JP3743109B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH10290164A (ja) | 1998-10-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1482642A2 (en) | Serial-to-parallel- and parallel-to-serial converter | |
| US20220385279A1 (en) | Fixed time-delay circuit of high-speed interface | |
| WO1998054891A1 (en) | Image processor and integrated circuit for the same | |
| JPWO1998054891A1 (ja) | 画像処理装置およびそのための集積化回路 | |
| JP3743109B2 (ja) | ディジタル／アナログ変換回路 | |
| US5680133A (en) | Analog-to-digital converter | |
| JPH0865173A (ja) | パラレルシリアル変換回路 | |
| JPH1032555A (ja) | チャネル選択型分離回路 | |
| JP2000275308A (ja) | 半導体試験装置の試験パターン発生装置 | |
| JP2871688B2 (ja) | ディジタル信号の多重化回路と多重分離回路 | |
| JPH0682263B2 (ja) | マトリクス表示装置のデ−タドライバ | |
| JP3227894B2 (ja) | 並列直列変換装置 | |
| JPS6125340A (ja) | 速度変換回路 | |
| JPH11110346A (ja) | データ転送回路 | |
| JPS5963578A (ja) | 多チヤンネル電圧発生装置 | |
| JP2872036B2 (ja) | 速度変換装置 | |
| KR950000205Y1 (ko) | 디지탈신호 지연회로 | |
| JPH0244424B2 (enExample) | ||
| JPH05218995A (ja) | データ多重回路 | |
| JP2008028604A (ja) | 多重化処理システム | |
| JP3230637B2 (ja) | 任意波形発生器 | |
| JPH05292052A (ja) | ビット多重／バイト多重変換回路 | |
| JPS61136391A (ja) | タイムベ−スコレクタ−装置 | |
| JPH04307824A (ja) | 多重化装置 | |
| JPH08288922A (ja) | データ多重回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20051006 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20051025 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20051107 |
|
| LAPS | Cancellation because of no payment of annual fees |