JP3355511B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JP3355511B2 JP3355511B2 JP06490395A JP6490395A JP3355511B2 JP 3355511 B2 JP3355511 B2 JP 3355511B2 JP 06490395 A JP06490395 A JP 06490395A JP 6490395 A JP6490395 A JP 6490395A JP 3355511 B2 JP3355511 B2 JP 3355511B2
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- insulating film
- forming
- manufacturing
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Semiconductor Memories (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP06490395A JP3355511B2 (ja) | 1995-02-28 | 1995-02-28 | 半導体装置の製造方法 |
| TW085104329A TW295709B (enExample) | 1995-02-28 | 1996-04-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP06490395A JP3355511B2 (ja) | 1995-02-28 | 1995-02-28 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH08236720A JPH08236720A (ja) | 1996-09-13 |
| JP3355511B2 true JP3355511B2 (ja) | 2002-12-09 |
Family
ID=13271496
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP06490395A Expired - Fee Related JP3355511B2 (ja) | 1995-02-28 | 1995-02-28 | 半導体装置の製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP3355511B2 (enExample) |
| TW (1) | TW295709B (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100218295B1 (ko) * | 1995-12-30 | 1999-09-01 | 구본준 | 반도체 메모리셀 제조방법 |
| TW454339B (en) * | 1997-06-20 | 2001-09-11 | Hitachi Ltd | Semiconductor integrated circuit apparatus and its fabricating method |
| US6380026B2 (en) | 1997-08-22 | 2002-04-30 | Micron Technology, Inc. | Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks |
| KR100487915B1 (ko) * | 1997-12-31 | 2005-08-01 | 주식회사 하이닉스반도체 | 반도체소자의캐패시터형성방법 |
| KR100275334B1 (ko) * | 1997-12-31 | 2001-01-15 | 김영환 | 반도체소자의제조방법 |
| KR100487511B1 (ko) * | 1998-07-06 | 2005-08-01 | 삼성전자주식회사 | 반도체 장치의 제조 방법 |
| JP4528504B2 (ja) * | 2003-08-22 | 2010-08-18 | ルネサスエレクトロニクス株式会社 | 半導体装置とその製造方法 |
-
1995
- 1995-02-28 JP JP06490395A patent/JP3355511B2/ja not_active Expired - Fee Related
-
1996
- 1996-04-12 TW TW085104329A patent/TW295709B/zh active
Also Published As
| Publication number | Publication date |
|---|---|
| JPH08236720A (ja) | 1996-09-13 |
| TW295709B (enExample) | 1997-01-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0455340B1 (en) | Method of making a stacked capacitor dram cell | |
| JP3532325B2 (ja) | 半導体記憶装置 | |
| US7342275B2 (en) | Semiconductor device and method of manufacturing the same | |
| JP2990870B2 (ja) | 半導体集積回路装置及びその製造方法 | |
| JPH05267614A (ja) | パラレル環状リングとの間の電気的連絡に有効なセンターフィンから成る記憶ノードキャパシタプレートを具備する縦型平行セルキャパシタの製法 | |
| JPH0653412A (ja) | 半導体記憶装置およびその製造方法 | |
| JPH09191084A (ja) | 半導体装置及びその製造方法 | |
| US6448134B2 (en) | Method for fabricating semiconductor device | |
| JPH0997880A (ja) | 半導体記憶装置とその製造方法 | |
| JP2004274063A (ja) | Dramデバイスの縦型トランジスタに線成形マスタ・マスクを使用してビットライン・コンタクトを形成する方法 | |
| JPH02312269A (ja) | 半導体記憶装置およびその製造方法 | |
| JPH0316171A (ja) | 半導体装置の製造方法 | |
| JP2000031085A (ja) | 半導体装置の自己整列コンタクト形成方法 | |
| US5409855A (en) | Process for forming a semiconductor device having a capacitor | |
| JP2000058482A (ja) | 自己整列コンタクト及びその製造方法 | |
| US6060350A (en) | Semiconductor memory device having word line conductors provided at lower level than memory cell capacitor and method of manufacturing same | |
| KR0151197B1 (ko) | 반도체 메모리장치 및 그 제조방법 | |
| JP2002280462A (ja) | Dramセル及びその製造方法 | |
| JP3355511B2 (ja) | 半導体装置の製造方法 | |
| JP3227485B2 (ja) | 半導体メモリ素子の製造方法 | |
| US6559494B1 (en) | Semiconductor device and a method for fabricating the same | |
| US6852581B2 (en) | Methods of manufacturing a semiconductor device having increased gaps between gates | |
| US6200849B1 (en) | Methods of fabricating conductive contacts for integrated circuit memory devices using first and second dielectric layers and first and second conductive layers | |
| JP3594213B2 (ja) | 接続部を形成する方法および半導体チップ | |
| JP2001230388A (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20020903 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081004 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081004 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091004 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091004 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101004 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111004 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121004 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131004 Year of fee payment: 11 |
|
| LAPS | Cancellation because of no payment of annual fees |