TW295709B - - Google Patents

Download PDF

Info

Publication number
TW295709B
TW295709B TW085104329A TW85104329A TW295709B TW 295709 B TW295709 B TW 295709B TW 085104329 A TW085104329 A TW 085104329A TW 85104329 A TW85104329 A TW 85104329A TW 295709 B TW295709 B TW 295709B
Authority
TW
Taiwan
Prior art keywords
bit line
aforementioned
manufacturing
contact hole
section
Prior art date
Application number
TW085104329A
Other languages
English (en)
Chinese (zh)
Inventor
Yasuhiro Okumoto
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of TW295709B publication Critical patent/TW295709B/zh

Links

Landscapes

  • Semiconductor Memories (AREA)
TW085104329A 1995-02-28 1996-04-12 TW295709B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP06490395A JP3355511B2 (ja) 1995-02-28 1995-02-28 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
TW295709B true TW295709B (enExample) 1997-01-11

Family

ID=13271496

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085104329A TW295709B (enExample) 1995-02-28 1996-04-12

Country Status (2)

Country Link
JP (1) JP3355511B2 (enExample)
TW (1) TW295709B (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100218295B1 (ko) * 1995-12-30 1999-09-01 구본준 반도체 메모리셀 제조방법
TW454339B (en) * 1997-06-20 2001-09-11 Hitachi Ltd Semiconductor integrated circuit apparatus and its fabricating method
US6380026B2 (en) 1997-08-22 2002-04-30 Micron Technology, Inc. Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks
KR100487915B1 (ko) * 1997-12-31 2005-08-01 주식회사 하이닉스반도체 반도체소자의캐패시터형성방법
KR100275334B1 (ko) * 1997-12-31 2001-01-15 김영환 반도체소자의제조방법
KR100487511B1 (ko) * 1998-07-06 2005-08-01 삼성전자주식회사 반도체 장치의 제조 방법
JP4528504B2 (ja) * 2003-08-22 2010-08-18 ルネサスエレクトロニクス株式会社 半導体装置とその製造方法

Also Published As

Publication number Publication date
JPH08236720A (ja) 1996-09-13
JP3355511B2 (ja) 2002-12-09

Similar Documents

Publication Publication Date Title
CN111435660B (zh) 半导体存储器装置
TW415041B (en) Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks
TW473987B (en) Semiconductor integrated circuit device and manufacture thereof
KR101699443B1 (ko) 수직 채널 트랜지스터를 구비한 반도체 소자의 제조 방법
TW441038B (en) Manufacturing method of ETOX flash memory
JPH0997880A (ja) 半導体記憶装置とその製造方法
TW405165B (en) Method for producing a self-aligned contact
US5567989A (en) Highly integrated semiconductor wiring structure
US5461248A (en) Trench capacitor memory cell and process for formation thereof
US6060350A (en) Semiconductor memory device having word line conductors provided at lower level than memory cell capacitor and method of manufacturing same
US5156992A (en) Process for forming poly-sheet pillar transistor DRAM cell
US20030008453A1 (en) Semiconductor device having a contact window and fabrication method thereof
TW295709B (enExample)
JPH04283963A (ja) ダイナミックram及びその製造法
US5198383A (en) Method of fabricating a composed pillar transistor DRAM Cell
JPH1050962A (ja) 半導体装置の製造方法
US5369048A (en) Stack capacitor DRAM cell with buried bit-line and method of manufacture
TW388125B (en) Method for fabricating dynamic random access memory (DRAM) cells with minimum active cell areas
KR100195214B1 (ko) 반도체 메모리장치 및 그 제조방법
KR20230088565A (ko) 반도체 메모리 소자
US7109543B2 (en) Semiconductor device having trench capacitor and method for fabricating the same
KR930005741B1 (ko) 터널구조의 디램 셀 및 그의 제조방법
TW419793B (en) Secmiconductor integrated circuit
TW506121B (en) Circuit-arrangement with at least one capacitor and at least one transistor connected with the capacitor
KR100278643B1 (ko) 반도체 메모리장치 제조방법