JP3190233B2 - 出力バッファ回路 - Google Patents

出力バッファ回路

Info

Publication number
JP3190233B2
JP3190233B2 JP21346495A JP21346495A JP3190233B2 JP 3190233 B2 JP3190233 B2 JP 3190233B2 JP 21346495 A JP21346495 A JP 21346495A JP 21346495 A JP21346495 A JP 21346495A JP 3190233 B2 JP3190233 B2 JP 3190233B2
Authority
JP
Japan
Prior art keywords
type
channel mos
gate
power supply
supply voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP21346495A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0964718A (ja
Inventor
橋 誠 高
上 一 孝 野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP21346495A priority Critical patent/JP3190233B2/ja
Priority to KR1019960034309A priority patent/KR100207967B1/ko
Priority to US08/701,675 priority patent/US5748011A/en
Priority to TW086101054A priority patent/TW321804B/zh
Publication of JPH0964718A publication Critical patent/JPH0964718A/ja
Application granted granted Critical
Publication of JP3190233B2 publication Critical patent/JP3190233B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP21346495A 1995-08-22 1995-08-22 出力バッファ回路 Expired - Fee Related JP3190233B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP21346495A JP3190233B2 (ja) 1995-08-22 1995-08-22 出力バッファ回路
KR1019960034309A KR100207967B1 (ko) 1995-08-22 1996-08-20 출력버퍼회로
US08/701,675 US5748011A (en) 1995-08-22 1996-08-22 Output buffer circuit
TW086101054A TW321804B (enExample) 1995-08-22 1997-01-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21346495A JP3190233B2 (ja) 1995-08-22 1995-08-22 出力バッファ回路

Publications (2)

Publication Number Publication Date
JPH0964718A JPH0964718A (ja) 1997-03-07
JP3190233B2 true JP3190233B2 (ja) 2001-07-23

Family

ID=16639646

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21346495A Expired - Fee Related JP3190233B2 (ja) 1995-08-22 1995-08-22 出力バッファ回路

Country Status (4)

Country Link
US (1) US5748011A (enExample)
JP (1) JP3190233B2 (enExample)
KR (1) KR100207967B1 (enExample)
TW (1) TW321804B (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008042542A (ja) * 2006-08-07 2008-02-21 Fujitsu Ltd 入出力回路
US7859305B2 (en) 2006-08-07 2010-12-28 Fujitsu Semiconductor Limited Input/output circuit

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6118302A (en) * 1996-05-28 2000-09-12 Altera Corporation Interface for low-voltage semiconductor devices
US5864243A (en) * 1996-09-18 1999-01-26 Vlsi Technology, Inc. Buffer and method for transferring data therein
KR100242987B1 (ko) * 1996-11-27 2000-02-01 김영환 5v 톨러런트 입출력 회로
JPH10285013A (ja) * 1997-04-08 1998-10-23 Mitsubishi Electric Corp 出力バッファ回路
US5969541A (en) * 1997-05-19 1999-10-19 Stmicroelectronics, Inc. Current inhibiting I/O buffer having a 5 volt tolerant input and method of inhibiting current
US6150843A (en) * 1998-01-29 2000-11-21 Vlsi Technology, Inc. Five volt tolerant I/O buffer
TW386321B (en) * 1998-04-14 2000-04-01 Via Tech Inc I/O buffer capable of withstanding input voltage higher than power voltage
TW511335B (en) 1998-06-09 2002-11-21 Mitsubishi Electric Corp Integrated circuit
US6144221A (en) * 1998-07-02 2000-11-07 Seiko Epson Corporation Voltage tolerant interface circuit
US6545506B1 (en) * 1999-03-12 2003-04-08 Silable, Inc. CMOS output driver that can tolerant a high input voltage
KR100306877B1 (ko) * 1999-06-30 2001-11-01 박종섭 전압 특성을 개선한 반도체집적회로의 입출력버퍼
JP4303387B2 (ja) * 2000-02-09 2009-07-29 株式会社ルネサステクノロジ 半導体集積回路
US6384632B2 (en) * 2000-02-22 2002-05-07 Yamaha Corporation Buffer circuit
US6208178B1 (en) 2000-02-23 2001-03-27 Pericom Semiconductor Corp. CMOS over voltage-tolerant output buffer without transmission gate
US6329835B1 (en) 2000-02-23 2001-12-11 Pericom Semiconductor Corp. Quiet output buffers with neighbor sensing of wide bus and control signals
US7199612B2 (en) * 2002-08-12 2007-04-03 Broadcom Corporation Method and circuit for reducing HCI stress
JP3759121B2 (ja) 2003-04-25 2006-03-22 Ｎｅｃエレクトロニクス株式会社 半導体装置
JP4054727B2 (ja) * 2003-07-14 2008-03-05 株式会社リコー 出力バッファ回路及び出力バッファ回路を使用したインタフェース回路
JP2006311201A (ja) * 2005-04-28 2006-11-09 Nec Electronics Corp バッファ回路
JP5266974B2 (ja) * 2008-02-06 2013-08-21 富士通セミコンダクター株式会社 入出力回路
JP4726881B2 (ja) * 2007-11-12 2011-07-20 株式会社リコー 出力バッファ回路及び出力バッファ回路を使用したインタフェース回路
CN104660248B (zh) * 2013-11-19 2018-06-01 中芯国际集成电路制造(上海)有限公司 上拉电阻电路

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1375958A (en) * 1972-06-29 1974-12-04 Ibm Pulse circuit
US4709162A (en) * 1986-09-18 1987-11-24 International Business Machines Corporation Off-chip driver circuits
US4782250A (en) * 1987-08-31 1988-11-01 International Business Machines Corporation CMOS off-chip driver circuits
US4963766A (en) * 1989-06-28 1990-10-16 Digital Equipment Corporation Low-voltage CMOS output buffer
US5151619A (en) * 1990-10-11 1992-09-29 International Business Machines Corporation Cmos off chip driver circuit
US5144165A (en) * 1990-12-14 1992-09-01 International Business Machines Corporation CMOS off-chip driver circuits
US5206544A (en) * 1991-04-08 1993-04-27 International Business Machines Corporation CMOS off-chip driver with reduced signal swing and reduced power supply disturbance
US5387826A (en) * 1993-02-10 1995-02-07 National Semiconductor Corporation Overvoltage protection against charge leakage in an output driver
US5406140A (en) * 1993-06-07 1995-04-11 National Semiconductor Corporation Voltage translation and overvoltage protection
US5418476A (en) * 1994-07-28 1995-05-23 At&T Corp. Low voltage output buffer with improved speed
US5576635A (en) * 1995-02-14 1996-11-19 Advanced Micro Devices, Inc. Output buffer with improved tolerance to overvoltage
US5629634A (en) * 1995-08-21 1997-05-13 International Business Machines Corporation Low-power, tristate, off-chip driver circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008042542A (ja) * 2006-08-07 2008-02-21 Fujitsu Ltd 入出力回路
US7830174B2 (en) 2006-08-07 2010-11-09 Fujitsu Semiconductor Limited Input/output circuit
US7859305B2 (en) 2006-08-07 2010-12-28 Fujitsu Semiconductor Limited Input/output circuit

Also Published As

Publication number Publication date
US5748011A (en) 1998-05-05
KR100207967B1 (ko) 1999-07-15
TW321804B (enExample) 1997-12-01
KR970013653A (ko) 1997-03-29
JPH0964718A (ja) 1997-03-07

Similar Documents

Publication Publication Date Title
JP3190233B2 (ja) 出力バッファ回路
JP3152867B2 (ja) レベルシフト半導体装置
US5880602A (en) Input and output buffer circuit
JP3210567B2 (ja) 半導体出力回路
US5546020A (en) Data output buffer with latch up prevention
JP2566064B2 (ja) 入出力バッファ回路
US6285209B1 (en) Interface circuit and input buffer integrated circuit including the same
US11979155B2 (en) Semiconductor integrated circuit device and level shifter circuit
EP0848498B1 (en) Output driver circuit in semiconductor device
US5880617A (en) Level conversion circuit and semiconductor integrated circuit
US20060279346A1 (en) Semiconductor integrated circuit
JPH0865135A (ja) 出力バッファ回路
US6084431A (en) Output circuit providing protection against external voltages in excess of power-supply voltage
CN110212900A (zh) 一种消除体效应与衬底泄露的双阱cmos互补开关
JP2003526245A (ja) 極めて低い電源電圧のためのレベルシフター
JPH04329024A (ja) 入出力バッファ回路
US6873189B2 (en) I/O buffer circuit
US6236235B1 (en) Output circuit
US5247209A (en) Supply independent constant output circuit having fast stabilization
US6326835B1 (en) Input/output circuit for semiconductor integrated circuit device
JPH06197001A (ja) レベル変換回路
JP3195257B2 (ja) 半導体集積回路
JP2697444B2 (ja) 出力バッファ回路
KR960000899B1 (ko) 고전압 선택회로 및 그를 포함하는 데이타 출력버퍼
JP2002198795A (ja) 半導体装置

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090518

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090518

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100518

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110518

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110518

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120518

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120518

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130518

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees