JP2845841B2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JP2845841B2
JP2845841B2 JP25642796A JP25642796A JP2845841B2 JP 2845841 B2 JP2845841 B2 JP 2845841B2 JP 25642796 A JP25642796 A JP 25642796A JP 25642796 A JP25642796 A JP 25642796A JP 2845841 B2 JP2845841 B2 JP 2845841B2
Authority
JP
Japan
Prior art keywords
semiconductor device
lead
lead frame
semiconductor chip
tape
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP25642796A
Other languages
English (en)
Other versions
JPH10107075A (ja
Inventor
伸之 森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Kyushu Ltd
Original Assignee
NEC Kyushu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Kyushu Ltd filed Critical NEC Kyushu Ltd
Priority to JP25642796A priority Critical patent/JP2845841B2/ja
Publication of JPH10107075A publication Critical patent/JPH10107075A/ja
Application granted granted Critical
Publication of JP2845841B2 publication Critical patent/JP2845841B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92147—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Description

【発明の詳細な説明】
【０００１】
【発明の属する技術分野】本発明は半導体装置に関し、
特に樹脂封止型の半導体装置に関する。
【０００２】
【従来の技術】従来の半導体装置のＬＯＣ（Ｌｅａｄ
ｏｎ Ｃｈｉｐ）構造は、図３（ａ）に示すように、ア
ウタリード１が必ず形成されていた。一方、ＢＧＡ（Ｂ
ａｌｌＧｒｉｄ Ａｒｙａｙ）構造では、図３（ｂ）に
示すように、アウタリードは形成されておらず、両方の
構造を兼ね備えた半導体装置は存在しなかった。
【０００３】
【発明が解決しようとする課題】第１の問題点は、異る
構造のＴＳＯＰ（Ｔｈｉｎ Ｓｍａｌｌ Ｏｕｔｌｉｎ
ｅ Ｐａｃｋａｇｅ）とＢＧＡの半導体装置を製造する
場合、同一設備を共用することはできなかった。その理
由は、それぞれ、素材及び構造が異るためである。
【０００４】現在、ＴＳＯＰとＢＧＡは、製造ラインが
異なる為２種類の製造方法で使用設備及び治工具も異な
る為多大な設備投資費が必要でかつ、製造ラインを確立
する期間も数ケ月必要である為ユーザーの要求する期日
に合わせ製品化することが困難であった為、これらを解
消することが本発明の目的である。
【０００５】
【課題を解決するための手段】本発明の特徴は、半導体
チップを固着するテープに貼付けられるとともに前記半
導体チップの電極パッドとワイヤを介して接続される複
数のリードフレーム部材と、前記半導体チップおよび前
記テープならびに前記リードフレーム部材を含む構成体
を包み樹脂封止してなるモールド樹脂体と、前記リード
部材と連結し前記モールド樹脂体から導出される複数の
アウタリード部材と、 前記リードフレーム部材と接合
し前記モールド樹脂体から突出する複数の半田ボールと
を備える半導体装置である。
【０００６】
【０００７】
【発明の実施の形態】次に本発明の一実施の形態につい
て図面を参照して説明する。
【０００８】図１（ａ），（ｂ）及び（ｃ）は本発明の
一実施の形態の半導体装置の平面図、短片側の側面図及
び長片側の側面図である。本発明の一実施の形態の半導
体装置は、図１に示すように、樹脂部２の側面からアウ
タリード１を導出するＴＳＯＰの形態を有し、樹脂部２
表面に半田ボール３を形成してＢＧＡ構造も兼ね備えて
いる。
【０００９】図２（ａ）〜（ｆ）は本発明の一実施の形
態の半導体装置の製造方法を説明する工程順に示した断
面図である。本発明の一実施の形態の半導体装置の製造
方法は、まず、図２（ａ）に示すＬＯＣ構造を有するリ
ードフレーム４のテープ５に図２（ｂ）に示すように、
半導体チップ６を固着する。次に、図２（ｃ）に示すよ
うに、半導体チップ６の電極パッドとリードフレーム４
とをワイヤボンディング７によって接続させる。次に、
図２（ｄ）に示すように、くぼみのある金型にてモール
ド樹脂８で封止しモールド樹脂８にくぼみ９を形成す
る。次に、図２（ｅ）に示すように、アウタリードの成
形を行い、図２（ｆ）に示すように、モールド樹脂８の
くぼみ９に半田ボール３を形成させ、リードフレーム４
と半田ボール３を固着させる。
【００１０】
【発明の効果】第１の効果は、異なる構造のＴＳＯＰと
ＢＧＡが同一製造ラインにて製造可能となる。その理由
は、ＬＯＣ構造を用いることにより、リードフレームに
て製造するラインを用いＢＧＡ構造の半導体装置も製造
できることである。
【図面の簡単な説明】
【図１】（ａ），（ｂ）及び（ｃ）は本発明の一実施の
形態の半導体装置の平面図、短辺側の側面図及び長辺側
の側面図である。
【図２】（ａ）〜（ｆ）は本発明の一実施の形態の半導
体装置の製造方法を説明する工程順に示した断面図であ
る。
【図３】（ａ），（ｂ）はそれぞれ従来のＬＯＣ構造及
びＢＧＡ構造の半導体装置の断面図である。
【符号の説明】
１ アウタリード ２ 樹脂部 ３ 半田ボール ４ リードフレーム ５ テープ ６ 半導体チップ ７ ワイヤボンディグ ８ モールド樹脂 ９ くぼみ
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.6，ＤＢ名) H01L 21/60 311 H01L 21/60 301 H01L 23/50

Claims (1)

    (57)【特許請求の範囲】
  1. 【請求項１】 半導体チップを固着するテープに貼付け
    られるとともに前記半導体チップの電極パッドとワイヤ
    を介して接続される複数のリードフレーム部材と、前記
    半導体チップおよび前記テープならびに前記リードフレ
    ーム部材を含む構成体を包み樹脂封止してなるモールド
    樹脂体と、前記リード部材と連結し前記モールド樹脂体
    から導出される複数のアウタリード部材と、 前記リー
    ドフレーム部材と接合し前記モールド樹脂体から突出す
    る複数の半田ボールとを備えることを特徴とする半導体
    装置。
JP25642796A 1996-09-27 1996-09-27 半導体装置 Expired - Fee Related JP2845841B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25642796A JP2845841B2 (ja) 1996-09-27 1996-09-27 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25642796A JP2845841B2 (ja) 1996-09-27 1996-09-27 半導体装置

Publications (2)

Publication Number Publication Date
JPH10107075A JPH10107075A (ja) 1998-04-24
JP2845841B2 true JP2845841B2 (ja) 1999-01-13

Family

ID=17292520

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25642796A Expired - Fee Related JP2845841B2 (ja) 1996-09-27 1996-09-27 半導体装置

Country Status (1)

Country Link
JP (1) JP2845841B2 (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000232182A (ja) 1998-12-08 2000-08-22 Nec Kyushu Ltd Ｂｇａ構造の半導体装置及びその製造方法
US6534861B1 (en) * 1999-11-15 2003-03-18 Substrate Technologies Incorporated Ball grid substrate for lead-on-chip semiconductor package
KR100726762B1 (ko) * 2000-12-21 2007-06-11 삼성테크윈 주식회사 반도체 리드프레임과 이를 채용한 반도체 패키지
KR20020057358A (ko) * 2001-01-04 2002-07-11 마이클 디. 오브라이언 멀티칩 모듈 패키지 및 제조방법

Also Published As

Publication number Publication date
JPH10107075A (ja) 1998-04-24

Similar Documents

Publication Publication Date Title
JP5227501B2 (ja) スタックダイパッケージ及びそれを製造する方法
US6878570B2 (en) Thin stacked package and manufacturing method thereof
US7008824B2 (en) Method of fabricating mounted multiple semiconductor dies in a package
JP4456889B2 (ja) 積層型半導体パッケージ及びその製造方法
WO2005017968A3 (en) Semiconductor device package and method for manufacturing same
JPH09321212A (ja) 半導体装置およびその製造方法
US7186588B1 (en) Method of fabricating a micro-array integrated circuit package
JP2845841B2 (ja) 半導体装置
JPH0357236A (ja) 樹脂封止型半導体装置の製造方法
JPH08236665A (ja) 樹脂封止型半導体装置及びその製造方法
JPH02105450A (ja) 半導体装置
JP3013810B2 (ja) 半導体装置の製造方法
JP2665061B2 (ja) ワイヤーボンディング方法
JPH05121462A (ja) 半導体装置の製造方法
JP3480285B2 (ja) 半導体装置およびその製造方法
JPH0936300A (ja) 半導体装置およびその製造方法
JPH11111750A (ja) 半導体装置
JP2681145B2 (ja) 樹脂封止半導体装置
JPH11186447A (ja) 樹脂封止半導体装置、その製造方法及びその製造装置
JPH0855856A (ja) 半導体装置とその製造方法
JPH0574774A (ja) 樹脂封止型半導体装置
JP2000049275A (ja) リードフレームおよびそれを用いた半導体装置ならびにその製造方法
JP2944591B2 (ja) 半導体装置およびその製造方法
JP2809478B2 (ja) 樹脂封止型半導体装置の製造方法
JPS61128551A (ja) 半導体装置用リ−ドフレ−ム

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19980929

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees