JP2688366B2 - 論理回路 - Google Patents

論理回路

Info

Publication number
JP2688366B2
JP2688366B2 JP1068329A JP6832989A JP2688366B2 JP 2688366 B2 JP2688366 B2 JP 2688366B2 JP 1068329 A JP1068329 A JP 1068329A JP 6832989 A JP6832989 A JP 6832989A JP 2688366 B2 JP2688366 B2 JP 2688366B2
Authority
JP
Japan
Prior art keywords
logic
circuit
output
input
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1068329A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02246609A (ja
Inventor
求 高津
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1068329A priority Critical patent/JP2688366B2/ja
Priority to US07/457,503 priority patent/US5015874A/en
Priority to EP89124135A priority patent/EP0388529B1/fr
Priority to DE68927882T priority patent/DE68927882T2/de
Publication of JPH02246609A publication Critical patent/JPH02246609A/ja
Application granted granted Critical
Publication of JP2688366B2 publication Critical patent/JP2688366B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/212—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using bipolar transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/36—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of semiconductors, not otherwise provided for

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)
JP1068329A 1989-03-20 1989-03-20 論理回路 Expired - Lifetime JP2688366B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP1068329A JP2688366B2 (ja) 1989-03-20 1989-03-20 論理回路
US07/457,503 US5015874A (en) 1989-03-20 1989-12-27 Status holding circuit and logic circuit using the same
EP89124135A EP0388529B1 (fr) 1989-03-20 1989-12-29 Circuits logiques utilisant un circuit de maintien d'état
DE68927882T DE68927882T2 (de) 1989-03-20 1989-12-29 eine Zustandshalteschaltung verwendende logische Schaltungen

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1068329A JP2688366B2 (ja) 1989-03-20 1989-03-20 論理回路

Publications (2)

Publication Number Publication Date
JPH02246609A JPH02246609A (ja) 1990-10-02
JP2688366B2 true JP2688366B2 (ja) 1997-12-10

Family

ID=13370683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1068329A Expired - Lifetime JP2688366B2 (ja) 1989-03-20 1989-03-20 論理回路

Country Status (4)

Country Link
US (1) US5015874A (fr)
EP (1) EP0388529B1 (fr)
JP (1) JP2688366B2 (fr)
DE (1) DE68927882T2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04195999A (ja) * 1990-11-28 1992-07-15 Fujitsu Ltd 順序論理回路
JP2868613B2 (ja) * 1990-11-28 1999-03-10 富士通株式会社 順序論理回路
DE69100176T2 (de) * 1991-11-11 1993-10-28 Hewlett Packard Gmbh Impulsformerschaltung.

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3462613A (en) * 1966-12-19 1969-08-19 Bell Telephone Labor Inc Anticoincidence circuit
EP0225698B1 (fr) * 1985-10-12 1990-08-01 Fujitsu Limited Circuit logique
JPS62181468A (ja) * 1985-10-12 1987-08-08 Fujitsu Ltd 共鳴トンネリング・トランジスタで構成されたフリツプ・フロツプ
SU1334367A1 (ru) * 1985-11-29 1987-08-30 Белорусский Политехнический Институт Триггер-формирователь
JPH0795675B2 (ja) * 1987-02-14 1995-10-11 富士通株式会社 比較回路
US4907196A (en) * 1987-04-28 1990-03-06 Fujitsu Limited Semiconductor memory device using resonant-tunneling transistor

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
電子情報通信学会技術研究報告，Ｖｏｌ．８９，Ｎｏ．１８９，ＥＤ８９−７７，ｐ．８９−９５
電子情報通信学会技術研究報告，Ｖｏｌ．９０，Ｎｏ．１８，ＥＤ９０−１，ｐ．１−６

Also Published As

Publication number Publication date
DE68927882D1 (de) 1997-04-24
EP0388529A2 (fr) 1990-09-26
DE68927882T2 (de) 1997-10-16
US5015874A (en) 1991-05-14
EP0388529B1 (fr) 1997-03-19
JPH02246609A (ja) 1990-10-02
EP0388529A3 (fr) 1991-09-25

Similar Documents

Publication Publication Date Title
EP0168231A2 (fr) Circuit combiné
JP2970389B2 (ja) フリップ・フロップ回路
JP2688366B2 (ja) 論理回路
US5281871A (en) Majority logic circuit
EP0155313B1 (fr) Circuit logique bipolaire a haute vitesse
JPH0249575B2 (fr)
JPH0738414A (ja) シングルエンド入力論理ゲートを有する集積論理回路
JPS6010815A (ja) 論理回路
EP0523747A1 (fr) Bascule de verrouillage
JPH0685659A (ja) Ｂｉ−ｆｅｔロジック回路
JP2001024504A (ja) 差動ダイオード・トランジスタ論理（ｄｄｔｌ）回路の改良
JPH04227326A (ja) 高速反転用ヒステリシスｔｔｌバッファ回路
JPS5980022A (ja) アクテイブ出力デイスエ−ブル回路
JPH02246608A (ja) 論理回路
US5260609A (en) Logic circuit uising transistor having negative differential conductance
JPH06125263A (ja) 高速振幅制限プッシュ・プル・ドライバ
JP3471564B2 (ja) 負性微分抵抗素子論理回路
JPH04291817A (ja) 論理回路
JP2534353B2 (ja) 論理システム
US4590392A (en) Current feedback Schottky logic
JP2785983B2 (ja) 論理回路
JP2551578B2 (ja) 単一トランジスタ論理バツフア回路
JPS6255327B2 (fr)
JPH05235748A (ja) 論理回路
EP0476341A1 (fr) Circuit logique BICMOS avec une sortie CML

Legal Events

Date Code Title Description
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313115

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080822

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090822

Year of fee payment: 12

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090822

Year of fee payment: 12