JP2526042Y2 - メモリ・レジスタ制御回路 - Google Patents
メモリ・レジスタ制御回路Info
- Publication number
- JP2526042Y2 JP2526042Y2 JP11690289U JP11690289U JP2526042Y2 JP 2526042 Y2 JP2526042 Y2 JP 2526042Y2 JP 11690289 U JP11690289 U JP 11690289U JP 11690289 U JP11690289 U JP 11690289U JP 2526042 Y2 JP2526042 Y2 JP 2526042Y2
- Authority
- JP
- Japan
- Prior art keywords
- register
- memory
- output
- control circuit
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 title claims description 36
- 230000000630 rising effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11690289U JP2526042Y2 (ja) | 1989-10-04 | 1989-10-04 | メモリ・レジスタ制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11690289U JP2526042Y2 (ja) | 1989-10-04 | 1989-10-04 | メモリ・レジスタ制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0358737U JPH0358737U (enrdf_load_html_response) | 1991-06-07 |
JP2526042Y2 true JP2526042Y2 (ja) | 1997-02-12 |
Family
ID=31665159
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11690289U Expired - Lifetime JP2526042Y2 (ja) | 1989-10-04 | 1989-10-04 | メモリ・レジスタ制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2526042Y2 (enrdf_load_html_response) |
-
1989
- 1989-10-04 JP JP11690289U patent/JP2526042Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0358737U (enrdf_load_html_response) | 1991-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR870001112B1 (ko) | 데이타 자동연속 처리회로 | |
US6292853B1 (en) | DMA controller adapted for transferring data in two-dimensional mapped address space | |
EP0057096A2 (en) | Information processing unit | |
JP2526042Y2 (ja) | メモリ・レジスタ制御回路 | |
JPS6048828B2 (ja) | メモリアドレス方式 | |
KR910009296B1 (ko) | 순차접근 기억장치 | |
JP2595707B2 (ja) | メモリ装置 | |
JPS6349809B2 (enrdf_load_html_response) | ||
KR950010847B1 (ko) | 다수개의 제어레지스터 리드/라이트 회로 | |
JPH01112449A (ja) | 速度変換メモリ装置 | |
JPS59140793A (ja) | 時分割スイツチ回路 | |
JP2510268B2 (ja) | デ―タ保持回路 | |
JPS6241438Y2 (enrdf_load_html_response) | ||
JPH02294718A (ja) | ディジタル信号入力回路 | |
JPH01169691A (ja) | Icカード | |
JPH05341957A (ja) | リングバッファ回路 | |
JPS61220042A (ja) | メモリアクセス制御方式 | |
JPH05289938A (ja) | メモリアクセス装置 | |
JPH02214099A (ja) | ポインタリセット方式 | |
JPS626481A (ja) | 可変長シフトレジスタ | |
JPS6198467A (ja) | レジスタ構成方法 | |
JPH06332847A (ja) | バス変換結合回路 | |
JPH04182752A (ja) | 画像編集用メモリ回路 | |
JPH10289127A (ja) | 開発用エミュレータのトレース回路 | |
JPH04324191A (ja) | 半導体記憶装置 |