JP2020502782A - アクティブ電子走査アレイ(aesa)用のタイル - Google Patents

アクティブ電子走査アレイ(aesa)用のタイル Download PDF

Info

Publication number
JP2020502782A
JP2020502782A JP2019525735A JP2019525735A JP2020502782A JP 2020502782 A JP2020502782 A JP 2020502782A JP 2019525735 A JP2019525735 A JP 2019525735A JP 2019525735 A JP2019525735 A JP 2019525735A JP 2020502782 A JP2020502782 A JP 2020502782A
Authority
JP
Japan
Prior art keywords
aesa
tile
beamformer
wafer
oxide bonded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2019525735A
Other languages
English (en)
Other versions
JP6763087B2 (ja
Inventor
テシバ,マリー,エー.
ミルン,ジェイソン,ジー.
ロルストン,ケヴィン,シー.
ドラブ,ジョン,ジェイ.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Publication of JP2020502782A publication Critical patent/JP2020502782A/ja
Application granted granted Critical
Publication of JP6763087B2 publication Critical patent/JP6763087B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/02Arrangements for de-icing; Arrangements for drying-out ; Arrangements for cooling; Arrangements for preventing corrosion
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/52Means for reducing coupling between antennas; Means for reducing coupling between an antenna and another structure
    • H01Q1/526Electromagnetic shields
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q21/00Antenna arrays or systems
    • H01Q21/0006Particular feeding systems
    • H01Q21/0025Modular arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q21/00Antenna arrays or systems
    • H01Q21/06Arrays of individually energised antenna units similarly polarised and spaced apart
    • H01Q21/061Two dimensional planar arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q23/00Antennas with active circuits or circuit elements integrated within them or attached to them
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6605High-frequency electrical connections
    • H01L2223/6616Vertical connections, e.g. vias
    • H01L2223/6622Coaxial feed-throughs in active or passive substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6605High-frequency electrical connections
    • H01L2223/6627Waveguides, e.g. microstrip line, strip line, coplanar line
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6661High-frequency adaptations for passive devices
    • H01L2223/6672High-frequency adaptations for passive devices for integrated passive components, e.g. semiconductor device with passive components only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6661High-frequency adaptations for passive devices
    • H01L2223/6677High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0237Disposition of the redistribution layers
    • H01L2224/02372Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05008Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05025Disposition the internal layer being disposed on a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05575Plural external layers
    • H01L2224/05576Plural external layers being mutually engaged together, e.g. through inserts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/05686Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081Disposition
    • H01L2224/0812Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08135Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/08145Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/08146Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bonding area connecting to a via connection in the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13024Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13025Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808Bonding techniques
    • H01L2224/80894Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80896Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/809Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding with the bonding area not providing any mechanical bonding
    • H01L2224/80901Pressing a bonding area against another bonding area by means of a further bonding area or connector
    • H01L2224/80902Pressing a bonding area against another bonding area by means of a further bonding area or connector by means of a further bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/141Analog devices
    • H01L2924/142HF devices
    • H01L2924/1421RF devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q21/00Antenna arrays or systems
    • H01Q21/0006Particular feeding systems
    • H01Q21/0075Stripline fed arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q3/00Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system
    • H01Q3/26Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture
    • H01Q3/30Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array
    • H01Q3/34Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means
    • H01Q3/36Arrangements for changing or varying the orientation or the shape of the directional pattern of the waves radiated from an antenna or antenna system varying the relative phase or relative amplitude of energisation between two or more active radiating elements; varying the distribution of energy across a radiating aperture varying the relative phase between the radiating elements of an array by electrical means with variable phase-shifters

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Transceivers (AREA)

Abstract

一態様において、アクティブ電子走査アレイ(AESA)タイルは、ラジエータ構造と、該ラジエータ構造に取り付けられ、無線周波数(RF)マニホールド及びビームフォーマを有した、酸化物接合された半導体ウエハとを含む。酸化物接合されたウエハを通るRF信号経路が、ビームフォーマに向かって伝播する第1部分と、ビームフォーマに対して平行に伝播する第2部分とを有する。

Description

本開示は、アクティブ電子走査アレイ用のタイルに関する。
技術的に知られているように、フェイズドアレイアンテナは、互いに既知の距離だけ離間した複数のアクティブ回路を含む。それらアクティブ回路の各々が、複数の位相シフタ回路、増幅器回路、及び/又は他の回路を介して、送信器及び受信器のいずれか又は双方に結合される。一部のケースにおいて、位相シフタ、増幅器回路、及び他の回路(例えば、ミキサ回路)は、いわゆる送信/受信(T/R)モジュールにて提供され、送信器及び/又は受信器の一部であると見なされる。
位相シフタ、増幅器及び他の回路(例えば、T/Rモジュール)は、しばしば、正しく動作するために外部電源(たとえば、DC電源)を必要とする。故に、これらの回路は“アクティブ回路”又は“アクティブコンポーネント”として参照される。従って、アクティブ回路を含むフェイズドアレイアンテナは、しばしば、“アクティブフェイズドアレイ”として参照される。アクティブフェイズドアレイレーダは、アクティブ電子走査アレイ(active electronically scanned array;AESA)としても知られている。
アクティブ回路は、電力を熱の形態で消散する。大量の熱は、アクティブ回路を動作不能にしてしまい得る。故に、アクティブフェイズドアレイは冷却されるべきである。一例において、放熱するために各アクティブ回路に(1つ以上の)ヒートシンクが取り付けられる。
一態様において、アクティブ電子走査アレイ(AESA)タイルは、ラジエータ(輻射器)構造と、該ラジエータ構造に取り付けられ、無線周波数(RF)マニホールド及びビームフォーマを有した、酸化物接合された半導体ウエハとを含む。酸化物接合されたウエハを通るRF信号経路が、ビームフォーマに向かって伝播する第1部分と、ビームフォーマに対して平行に伝播する第2部分とを有する。
上記態様は、以下の特徴のうちの1つ以上を含み得る。酸化物接合されたウエハを通るRF信号経路は、ビームフォーマから遠ざかるように伝播する第3部分を含み得る。RF信号経路は更に、ビームフォーマの中に及びビームフォーマから外に延在する第3経路を含み得る。酸化物接合されたウエハは溶融シリカとし得る。酸化物接合されたウエハは金属ポストを含むことができ、1つのウエハからの金属ポストが、他のウエハの金属ポストに接続され得る。ビームフォーマは、位相シフタ、増幅器、又は特定用途向け集積回路(ASIC)のうちの少なくとも1つを含み得る。ビームフォーマは、シリコンゲルマニウム(SiGe)ウエハ上に製造され得る。ラジエータ構造は、ビームフォーマのための放射線遮蔽を提供し得る。RFマニホールドは、RF信号を伝播し、DC信号を伝播しないとし得る。ビームフォーマは、プリント回路基板への表面実装を可能にするための再配線層を含み得る。ウエハビアによってビームフォーマを通ってPWBから電力、信号、及びRFがルーティングされ得る。酸化物接合された半導体ウエハは、高抵抗率シリコンからなるとし得る。ストリップライン、コプレーナ導波路(CPW)、埋め込みマイクロストリップ、及び同軸RF構造のうちの少なくとも1つを使用してRF信号がルーティングされ得る。当該タイルは、時間遅延構造及びフィルタリング構造を含み得る。60°までの広い走査を可能にするよう、アクティブ素子間隔がλ/2以内に収まる。アクティブ素子の数は、16個から64個までの間である。当該タイルは、N>1として、N×Nアレイのアクティブ素子に拡張可能である。
移動フォーム上に配置されたアクティブ電子走査アレイ(AESA)のアレイの一例の図である。 AESAの一例の図である。 タイルを有するAESAの一例の断面図である。 2枚の酸化物接合されたウエハの一例の断面図である。 無線周波数(RF)マニホールドの一例の図である。
アクティブ電子走査アレイ(AESA)として使用されるとともに、例えば、より大きなN×N AESAを形成するように拡張可能(スケーラブル)な、ミリ波無線周波数(RF)タイルがここに記載される。このタイルは、ここに記載されるように、ビームフォーミング回路及び放射線遮蔽ラジエータ(輻射器)に直接的にウエハレベル接合される低損失ガラスRFマニホールドを組み込む。
技術的に理解されるように、より高い周波数は、アクティブ素子間に、より狭い格子間隔を必要とし、それによって、より小さい空間がアクティブ回路に残される。このことは、広い走査角度のためにλ/2(送信周波数での半波長)間隔が必要とされるとき、更に厳しくなる。ここに記載されるタイル構造は、例えばビアを用いて、信号がZ軸方向に横切ることを可能にし、それによって、例えばKa帯域以上などの、より高い周波数が達成されることを可能にする。プリント回路基板に1つ以上のタイルを取り付けることができ、それが拡張性を可能にする。例えば、このタイルは、高密度のRFパッケージング及び相互接続を提供する。一例において、タイルは、低損失溶融シリカ内のRF専用のマニホールドを含む。一例において、タイルは、シリコンゲルマニウム(SiGe)内のビームフォーマ機能を提供し、そして、熱マネジメントを提供するよう、そのSiGeビームフォーマが冷却剤に近接して配置され得る。一例において、RFラジエータがまた、例えば放射線の影響からの、SiGeビームフォーマの遮蔽をも提供し得る。他の例では、ビームフォーマは、例えば高抵抗率シリコン、炭化ケイ素、ガリウム砒素などの、他の半導体の中に製造されてもよい。他の例では、例えばフィルタリング及び時間遅延などの他の機能がRFマニホールド層に含められてもよい。一例において、時間遅延機能は、信号を遅延させるために、より長い配線長をルーティングする(経路付ける)ことを含む。これら他の機能は、スタックに組み込まれる追加のウエハに付加されてもよい。
図1を参照するに、AESAは、数多くの用途に使用され得る。例えば、図1に示すように、AESA100のアレイ12が、例えば移動プラットフォームユニット10などの移動式の環境で使用され得る。この例において、AESA100は4×4アレイに配列されている。図1は長方形の形状をしたAESA100を描いているが、AESA100は、円形、三角形、又は任意の多角形の形状であるように構築されてもよい。また、アレイ12は正方形の形状をしているが、アレイは、長方形、円形、三角形、又は任意の多角形の構成であってもよい。さらに、AESA100の数は、1つから任意数までのAESA100とし得る。
他の用途では、1つ以上のAESA100が、海軍艦艇の側面上、地上構造物上、地上船上、航空船上、宇宙船上などで使用され得る。特定の一例において、AESA100は恒星探査機又は惑星探査機上に配置され得る。ここに示されることになるように、AESA100は、モジュール式でスカラー式のAESAシステムを形成するための“ビルディングブロック”である。特定の一例において、AESA100はミリ波AESAである。
図2を参照するに、特定の一例において、AESA100はタイル200のアレイ(例えば、タイル200の9×9アレイ)を含む。タイル200は、“良品保証タイル(known good tiles)”(KGT)としても知られている。AESA100はまた、冷却板204及びプリント回路基板(PCB)206を含んでいる。一例において、各タイル200がPCB206に取り付けられ、PCB206が冷却板204によって冷却される。各タイル200は、信号を送受信するアクティブ素子222を含んでいる。一例において、アクティブ素子222は8×8アレイに配列される。ここに更に後述するように、タイル200は、酸化物接合(酸化物ボンディング)されたウエハのスタックから製造され、それらが、無線周波数ダイレクトボンドハイブリッド化(radio frequency direct bond hybridization;RF―DBH)及びウエハ貫通ビアを用いて相互接続される。
図3を参照するに、タイル200は、ウエハ(例えば、ウエハ304a、ウエハ304b、ウエハ304c、及びウエハ304d)、ビームフォーマ312、及びラジエータ/遮蔽構造324を含んでいる。ウエハ304a−304dは酸化物接合されている。例えば、ウエハ304aの酸化物306aがウエハ304bの酸化物306bと接合され、ウエハ304bの酸化物306cがウエハ304cの酸化物306dと接合され、そして、ウエハ304cの酸化物306eがウエハ304dの酸化物306fと接合される。ビームフォーマ312をウエハスタックに接合することにも、酸化物が使用される(例えば、ウエハ304d上の酸化物306gがビームフォーマ312の酸化物306hと接合される)。
ウエハ304a−304d内にRFマニホールド320が配設されている。特定の一例において、RFマニホールドは、図3に描かれるようにウエハ304a−304dの中央にあるが、図3に示されたもの以外のウエハに置かれてもよい。RFマニホールド320はRFコンバイナ(結合器)/ディバイダ(分配器)として機能する。例えば、64個のアクティブ素子では、マニホールドは64:1のRFコンバイナ/ディバイダである。一例において、ウエハ304a−304d内で、マニホールド320はRF信号のみをルーティングし、特に、ウエハ304a−304d内にDC電力又は制御信号のルーティングは存在しない。マニホールド320はXY平面内で(すなわち、図3の紙面内へと)延在し、マニホールド320の一例が図5にてXY平面内で描かれる。一例において、マニホールド320は、高抵抗率シリコンからなる層を含む。
一例において、ウエハ304a−304dは溶融シリカウエハである。特定の一例において、各シリカウエハは100ミクロン厚である。特定の一例において、溶融シリカは低損失の溶融シリカであり、k=3.82であり、損失正接は60GHzで0.0007に等しい。一例において、ウエハ304a−304dは、低損失で高抵抗率のシリコンとし得る。更なる例では、ウエハ304a−304dは、4枚より多い又は少ないウエハとし得る。
タイル200を貫く電気経路を提供するためにビアが使用される。例えば、ウエハ304aはビア(例えば、ビア308a及びビア308b)を含み、ウエハ304bはビア(例えば、ビア308c及びビア308d)を含み、ウエハ304cはビア(例えば、ビア308e、ビア308f、ビア308g、ビア308h、及びビア308i)を含み、そして、ウエハ304dはビア(例えば、ビア308j、ビア308k、ビア308l、ビア308m、及びビア308n)を含む。
ビアは、金属ポストに接続された金属トレースに接続され得る。例えば、ウエハ304aは、金属ポスト313及び金属トレース314を含んでいる。図4にて更に説明するように、金属ポストは、1つのウエハから別の1つのウエハへと電気接続することを提供する。
酸化物接合されたウエハ304a−304dは、電気的な相互接続に使用されるメタライゼーション層を含む。一例において、金属層310aは、ビア308jとビア308kとの間のインターコネクトを提供している。他の一例において、酸化物306dは、ビア308f、ビア308g、及びビア308hの間の電気接続を提供する金属層インターコネクト310bを含んでいる。更なる一例において、酸化物306hは、ビア308mとビア308nとの間の電気接続を提供するインターコネクト310cを含んでいる。ビア308は、ウエハ304の両面の金属を接続し、そのウエハ上の金属パッド間のインターコネクトは、金属ポスト313に示される金属ポストとともに酸化物接合中に作製される。
ビームフォーマ312は、少なくとも1つの制御ASIC(特定用途向け集積回路)(例えば、ASIC340)、増幅器(例えば、増幅器344a及び増幅器344b)、及び位相シフタ(例えば、位相シフタ346a及び位相シフタ346b)を含んでいる。一例において、ビームフォーマ312はシリコンゲルマニウム(SiGe)ウエハ上に製造される。他の例では、ビームフォーマ312はRF減衰及びRFスイッチを提供する。
ビームフォーマ312はまた、標準的な表面実装技術を用いたPCB206への取り付けを可能にするために、インターコネクトパッド348bを含む裏面再配線層(RDL)(例えば、RDL348a)を含んでいる。ビームフォーマ312は、はんだバンプ(例えば、はんだバンプ350a−350e)によってPCB206に取り付けられる。一例において、はんだバンプ350aは制御信号を搬送し、はんだバンプ350b、350dはグランドに取り付けられ、はんだバンプ350cはRF信号を搬送し、そして、はんだバンプ350eは電力を搬送する。
ラジエータ/遮蔽構造324は、金属インターコネクトによって上記ウエハに接合される。一例において、このインターコネクトははんだバンプとし得る。他の一例において、それはインジウムバンプであってもよい。例えば、ラジエータ/遮蔽構造324は、はんだバンプ380aによってウエハ304aのビア308aに接合され、また、ラジエータ/遮蔽構造324は、はんだバンプ380bによってウエハ304aのビア308bに接合される。一例において、ラジエータ/遮蔽構造324は、ラジエータを通じてRF信号を伝播するとともに、ビームフォーマ312のための放射線シールドを提供するように設計される。一例において、ラジエータは、ウエハスタックへの接続の応力を軽減するために低い膨張係数を持つとともに、正しい放射線遮蔽量を提供するのに十分な厚さの金属で作製される。
特定の一例において、RF信号経路370は、ラジエータ/遮蔽構造324で始まり、接続380b、ウエハ304aのビア308b、ウエハ304bのビア308d、ウエハ304cのビア308i、及びウエハ304dのビア308nを通って続く。RF信号経路370は、増幅器344b及び位相シフタ346bを通り抜けることによってビームフォーマ312内に続く。RF信号は、ウエハ304dのビア308m、ウエハ304cのビア308hを通り抜けることによって、ビームフォーマ312から離れてウエハ304c、304d内に戻るように続く。RF信号経路370は、インターコネクト310b、ウエハ304cのビア308g、ウエハ304dのビア308iを通って続く。RF信号は、ビームフォーマ312内に戻ってビア342を通り、バンプ350cを通ってPCB206へと伝播する。
RF経路370は、これらのウエハ内で少なくとも2つの軸の方向に移る。例えば、RF信号経路370は、2つの軸に沿って移る(例えば、それはX軸及びZ軸に沿って移る)。他の例では、信号経路370はY軸(図示せず)の方向にも移り得る。他の例では、RF信号経路は、RF信号経路370とは逆向きに流れ得る。他のRF信号経路は、信号経路370によって限定されない。すなわち、他のRF信号経路及び組み合わせが可能であり、RF信号経路370は、図3において可能な多数のRF信号経路のうちの単なる一例である。
図4は、例えば酸化物接合されたウエハ304a−304dが構成されるように酸化物接合される2つのウエハの一例を示している。例えば、ウエハ404aの酸化物406aが、ウエハ404bの酸化物406bに接合される。一例において、酸化物接合は、室温で形成される分子結合である。DBHは、例えば、ウエハ404bのポスト412cに接合されたウエハ404aのポスト412a、及びウエハ404bのポスト412dに接合されたウエハ404aのポスト412bなどの、金属ポストを含む。一例において、ポスト412a−412dは金属で作製される。特定の一例において、ポスト412a−412dは銅ポストである。他の特定の一例において、ポスト412a−412dはニッケルポストである。特定の更なる一例において、ポスト412a−412dはアルミニウムポストである。一例において、ポスト412a−412dは、10ミクロン未満のピッチ能力を有する。
ポスト同士が金属トレース層によって接続され得る(例えば、ポスト412cが、金属トレース層414によってポスト412dに接続される)。金属トレース層はビアに接続され得る(例えば、金属トレース層414はビア408に接続される)。一例において、ビア408は、直径において約25ミクロンとし得る。一例において、ビア408は銅ビアとし得る。
図5は、RFマニホールド320の一例がRFマニホールド520であることを示している。この例において、RFマニホールド520は、16素子(例えば、アクティブ素子522a−522p)用の16:1のRFコンバイナ/ディバイダである。一例において、マニホールド520は、低損失で高抵抗率のシリコンであるウエハ304a−304d内に製造される。
ここに記載したプロセスは、記載した特定の実施形態に限定されるものではない。ここに記載した複数の異なる実施形態の要素を組み合わせて、具体的には上述していない他の実施形態を形成してもよい。ここでは具体的に記載されていない他の実施形態も、以下の請求項の範囲内にある。

Claims (17)

  1. ラジエータ構造と、
    前記ラジエータ構造に取り付けられ、無線周波数(RF)マニホールド及びビームフォーマを有した、酸化物接合された半導体ウエハと、
    を有し、
    前記酸化物接合されたウエハを通るRF信号経路が、前記ビームフォーマに向かって伝播する第1部分と、前記ビームフォーマに対して平行に伝播する第2部分とを有する、
    アクティブ電子走査アレイ(AESA)タイル。
  2. 前記酸化物接合されたウエハを通る前記RF信号経路は更に、前記ビームフォーマから遠ざかるように伝播する第3部分を有する、請求項1に記載のAESAタイル。
  3. 前記RF信号経路は更に、前記ビームフォーマの中へと及び前記ビームフォーマから外へと延在する第3経路を有する、請求項1に記載のAESAタイル。
  4. 前記酸化物接合されたウエハは溶融シリカである、請求項1に記載のAESAタイル。
  5. 前記酸化物接合されたウエハは金属ポストを有し、
    1つのウエハからの金属ポストが、他のウエハの金属ポストに接続されている、
    請求項1に記載のAESAタイル。
  6. 前記ビームフォーマは、位相シフタ、増幅器、又は特定用途向け集積回路(ASIC)のうちの少なくとも1つを有する、請求項1に記載のAESAタイル。
  7. 前記ビームフォーマは、シリコンゲルマニウム(SiGe)ウエハ上に製造されている、請求項1に記載のAESAタイル。
  8. 前記ラジエータ構造は、前記ビームフォーマのための放射線遮蔽を提供する、請求項1に記載のAESAタイル。
  9. 前記RFマニホールドは、RF信号を伝播し、DC信号を伝播しない、請求項1に記載のAESAタイル。
  10. 前記ビームフォーマは、プリント回路基板への表面実装を可能にするための再配線層を含んでいる、請求項1に記載のAESAタイル。
  11. ウエハビアによって前記ビームフォーマを通ってPWBから電力、信号、及びRFがルーティングされる、請求項1に記載のAESAタイル。
  12. 前記酸化物接合された半導体ウエハは、高抵抗率シリコンからなる、請求項1に記載のAESAタイル。
  13. ストリップライン、コプレーナ導波路(CPW)、埋め込みマイクロストリップ、及び同軸RF構造のうちの少なくとも1つを使用してRF信号がルーティングされる、請求項1に記載のAESAタイル。
  14. 当該タイルは、時間遅延構造及びフィルタリング構造を有する、請求項1に記載のAESAタイル。
  15. 当該タイルは更に、複数のアクティブ素子を有し、60°までの広い走査を可能にするよう、アクティブ素子間隔がλ/2以内に収まる、請求項1に記載のAESAタイル。
  16. 前記アクティブ素子の数は、16個から64個までの間である、請求項15に記載のAESAタイル。
  17. 当該タイルは、N>1として、N×Nアレイのアクティブ素子に拡張可能である、請求項15に記載のAESAタイル。
JP2019525735A 2016-12-16 2017-10-03 アクティブ電子走査アレイ(aesa)用のタイル Active JP6763087B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/381,286 2016-12-16
US15/381,286 US10541461B2 (en) 2016-12-16 2016-12-16 Tile for an active electronically scanned array (AESA)
PCT/US2017/054836 WO2018111386A1 (en) 2016-12-16 2017-10-03 Tile for an active electronically scanned array (aesa)

Publications (2)

Publication Number Publication Date
JP2020502782A true JP2020502782A (ja) 2020-01-23
JP6763087B2 JP6763087B2 (ja) 2020-09-30

Family

ID=60120186

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019525735A Active JP6763087B2 (ja) 2016-12-16 2017-10-03 アクティブ電子走査アレイ(aesa)用のタイル

Country Status (7)

Country Link
US (1) US10541461B2 (ja)
EP (1) EP3555961B1 (ja)
JP (1) JP6763087B2 (ja)
KR (1) KR102193899B1 (ja)
CN (1) CN109891674B (ja)
TW (1) TWI690970B (ja)
WO (1) WO2018111386A1 (ja)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170237180A1 (en) 2015-09-18 2017-08-17 Anokiwave, Inc. Laminar Phased Array Antenna
US10879608B2 (en) * 2016-09-13 2020-12-29 The Board Of Regents Of The University Of Oklahoma Radio frequency scanner
US10367256B2 (en) * 2017-06-26 2019-07-30 Avl Technologies, Inc. Active electronically steered array for satellite communications
US10763566B2 (en) * 2017-07-20 2020-09-01 Apple Inc. Millimeter wave transmission line structures
US10361485B2 (en) 2017-08-04 2019-07-23 Raytheon Company Tripole current loop radiating element with integrated circularly polarized feed
WO2019126826A1 (en) * 2017-12-24 2019-06-27 Anokiwave, Inc. Beamforming integrated circuit, aesa system and method
US10998640B2 (en) 2018-05-15 2021-05-04 Anokiwave, Inc. Cross-polarized time division duplexed antenna
US11432408B2 (en) * 2018-05-18 2022-08-30 Raytheon Company Additive manufactured reactive beamformer
US11495877B2 (en) * 2018-08-17 2022-11-08 Metawave Corporation Multi-layer, multi-steering antenna system for autonomous vehicles
US10840197B2 (en) * 2018-10-30 2020-11-17 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and manufacturing method thereof
US11557545B2 (en) * 2018-12-04 2023-01-17 Qorvo Us, Inc. Monolithic microwave integrated circuit (MMIC) with embedded transmission line (ETL) ground shielding
CN110379799B (zh) * 2019-07-18 2020-04-03 武汉新芯集成电路制造有限公司 一种芯片结构、晶圆结构及其制造方法
US11183758B2 (en) * 2019-07-23 2021-11-23 Rockwell Collins, Inc. System and method for active electronically scanned array with multi-band multi-beam architecture
CN110739537B (zh) * 2019-09-28 2021-06-15 西南电子技术研究所(中国电子科技集团公司第十研究所) 高密度高集成度毫米波瓦式相控天线t/r组件
US11049824B2 (en) * 2019-10-17 2021-06-29 Viasat, Inc. Antenna apparatus with integrated antenna array and low loss multi-layer interposer
US11296424B2 (en) * 2020-01-21 2022-04-05 Rockwell Collins, Inc. Bump mounted radiating element architecture
CN111740232B (zh) * 2020-08-26 2020-11-17 成都瑞迪威科技有限公司 一种瓦片式相控阵天线的馈电结构及其加工方法
CN112103637B (zh) * 2020-08-30 2022-09-02 西南电子技术研究所(中国电子科技集团公司第十研究所) 模块化星载Ka频段有源相控阵天线系统
KR20220141013A (ko) * 2021-04-12 2022-10-19 삼성전자주식회사 위상 시프터를 포함하는 안테나 구조 및 이를 포함하는 전자 장치
US20230065622A1 (en) 2021-09-02 2023-03-02 Raytheon Company Wafer-scale direct bonded array core block for an active electronically steerable array (aesa)
US11870142B2 (en) 2021-09-17 2024-01-09 Raytheon Company Tile to tile RF grounding

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340724A (ja) * 1998-05-22 1999-12-10 Mitsubishi Electric Corp フェーズドアレーアンテナ
JP2010507929A (ja) * 2006-09-21 2010-03-11 レイセオン カンパニー タイルサブアレイ並びに関連する回路及び技法
JP2012521716A (ja) * 2009-03-24 2012-09-13 レイセオン カンパニー パネル配列
JP2015506118A (ja) * 2011-11-14 2015-02-26 レイセオン カンパニー 能動電子走査アレイ(aesa)カード
JP2016512655A (ja) * 2013-03-14 2016-04-28 レイセオン カンパニー 冷却剤チャネルを有する積層ウェハ

Family Cites Families (102)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2015028A (en) 1932-04-12 1935-09-17 Us Ind Alcohol Co Holder for advertising material
US3528050A (en) 1969-05-02 1970-09-08 Holub Ind Inc Push-on type grounding clip
US4690471A (en) 1986-05-19 1987-09-01 Motorola, Inc. RF interconnect with triaxial self-alignment
JP2525545Y2 (ja) 1990-06-27 1997-02-12 日本電業工作株式会社 広帯域マイクロストリップアンテナ
US5172082A (en) 1991-04-19 1992-12-15 Hughes Aircraft Company Multi-octave bandwidth balun
JPH0567912A (ja) 1991-04-24 1993-03-19 Matsushita Electric Works Ltd 平面アンテナ
FR2683952A1 (fr) 1991-11-14 1993-05-21 Dassault Electronique Dispositif d'antenne microruban perfectionne, notamment pour transmissions telephoniques par satellite.
US5410281A (en) 1993-03-09 1995-04-25 Sierra Technologies, Inc. Microwave high power combiner/divider
JPH07106841A (ja) 1993-10-06 1995-04-21 Mitsubishi Electric Corp プリント化ダイポールアンテナ
US5434575A (en) 1994-01-28 1995-07-18 California Microwave, Inc. Phased array antenna system using polarization phase shifting
US5455546A (en) 1994-09-22 1995-10-03 Glenayre Electronics, Inc. High power radio frequency divider/combiner
US5644277A (en) 1995-02-27 1997-07-01 Hughes Aircraft Company Three-wire-line vertical interconnect structure for multilevel substrates
US5603620A (en) 1995-08-04 1997-02-18 Delco Electronics Corp. Integrated printed circuit connector and ground clip assembly
CA2250158C (en) 1996-04-03 2001-10-30 Johan Granholm Dual polarization antenna array with very low cross polarization and low side lobes
US6184832B1 (en) 1996-05-17 2001-02-06 Raytheon Company Phased array antenna
US5745079A (en) 1996-06-28 1998-04-28 Raytheon Company Wide-band/dual-band stacked-disc radiators on stacked-dielectric posts phased array antenna
US5880694A (en) 1997-06-18 1999-03-09 Hughes Electronics Corporation Planar low profile, wideband, wide-scan phased array antenna using a stacked-disc radiator
US5886590A (en) 1997-09-04 1999-03-23 Hughes Electronics Corporation Microstrip to coax vertical launcher using fuzz button and solderless interconnects
US6114997A (en) 1998-05-27 2000-09-05 Raytheon Company Low-profile, integrated radiator tiles for wideband, dual-linear and circular-polarized phased array applications
JP2000312112A (ja) 1998-09-22 2000-11-07 Matsushita Electric Ind Co Ltd パッチアンテナ装置
US6320542B1 (en) 1998-09-22 2001-11-20 Matsushita Electric Industrial Co., Ltd. Patch antenna apparatus with improved projection area
US6100775A (en) 1998-10-15 2000-08-08 Raytheon Company Vertical interconnect circuit for coplanar waveguides
WO2002023672A2 (en) 2000-09-15 2002-03-21 Raytheon Company Microelectromechanical phased array antenna
US6512487B1 (en) 2000-10-31 2003-01-28 Harris Corporation Wideband phased array antenna and associated methods
US6429816B1 (en) 2001-05-04 2002-08-06 Harris Corporation Spatially orthogonal signal distribution and support architecture for multi-beam phased array antenna
US6459415B1 (en) 2001-05-14 2002-10-01 Eleven Engineering Inc. Omni-directional planar antenna design
US6580402B2 (en) 2001-07-26 2003-06-17 The Boeing Company Antenna integrated ceramic chip carrier for a phased array antenna
US6867742B1 (en) 2001-09-04 2005-03-15 Raytheon Company Balun and groundplanes for decade band tapered slot antenna, and method of making same
US20030112200A1 (en) 2001-12-17 2003-06-19 Alcatel, Radio Frequency Systems, Inc. Horizontally polarized printed circuit antenna array
US6935866B2 (en) 2002-04-02 2005-08-30 Adc Telecommunications, Inc. Card edge coaxial connector
US6882247B2 (en) 2002-05-15 2005-04-19 Raytheon Company RF filtered DC interconnect
US7193390B2 (en) 2002-05-17 2007-03-20 Sony Corporation Apparatus for connecting secondary battery cells in series and method for controlling secondary battery cells connected in series
US6664867B1 (en) 2002-07-19 2003-12-16 Paratek Microwave, Inc. Tunable electromagnetic transmission structure for effecting coupling of electromagnetic signals
US6686885B1 (en) 2002-08-09 2004-02-03 Northrop Grumman Corporation Phased array antenna for space based radar
DE60305056T2 (de) 2002-10-24 2006-12-07 Centre National De La Recherche Scientifique (C.N.R.S.) Mehrfachstrahlantenne mit photonischem bandlückenmaterial
US6975267B2 (en) 2003-02-05 2005-12-13 Northrop Grumman Corporation Low profile active electronically scanned antenna (AESA) for Ka-band radar systems
US7180457B2 (en) 2003-07-11 2007-02-20 Raytheon Company Wideband phased array radiator
WO2005011057A1 (en) 2003-07-25 2005-02-03 Stichting Astron Dual polarised antenna device for an antenna array and method for manufacturing the same
US6876336B2 (en) 2003-08-04 2005-04-05 Harris Corporation Phased array antenna with edge elements and associated methods
US6856297B1 (en) 2003-08-04 2005-02-15 Harris Corporation Phased array antenna with discrete capacitive coupling and associated methods
US7315288B2 (en) 2004-01-15 2008-01-01 Raytheon Company Antenna arrays using long slot apertures and balanced feeds
US6977623B2 (en) 2004-02-17 2005-12-20 Harris Corporation Wideband slotted phased array antenna and associated methods
US7272880B1 (en) 2004-05-27 2007-09-25 Lockheed Martin Corporation Distributed load edge clamp
US7012572B1 (en) 2004-07-16 2006-03-14 Hrl Laboratories, Llc Integrated ultra wideband element card for array antennas
US7113142B2 (en) 2004-10-21 2006-09-26 The Boeing Company Design and fabrication methodology for a phased array antenna with integrated feed structure-conformal load-bearing concept
US7109942B2 (en) 2004-10-21 2006-09-19 The Boeing Company Structurally integrated phased array antenna aperture design and fabrication method
US7138952B2 (en) 2005-01-11 2006-11-21 Raytheon Company Array antenna with dual polarization and method
US7084827B1 (en) 2005-02-07 2006-08-01 Harris Corporation Phased array antenna with an impedance matching layer and associated methods
WO2007046271A1 (ja) 2005-10-18 2007-04-26 Nec Corporation 垂直信号経路、それを有するプリント基板及びそのプリント基板と半導体素子とを有する半導体パッケージ
US7358921B2 (en) 2005-12-01 2008-04-15 Harris Corporation Dual polarization antenna and associated methods
US7221322B1 (en) 2005-12-14 2007-05-22 Harris Corporation Dual polarization antenna array with inter-element coupling and associated methods
US7411472B1 (en) 2006-02-01 2008-08-12 Rockwell Collins, Inc. Low-loss integrated waveguide feed for wafer-scale heterogeneous layered active electronically scanned array
US8373597B2 (en) 2006-08-09 2013-02-12 Spx Corporation High-power-capable circularly polarized patch antenna apparatus and method
US9172145B2 (en) * 2006-09-21 2015-10-27 Raytheon Company Transmit/receive daughter card with integral circulator
US7489283B2 (en) * 2006-12-22 2009-02-10 The Boeing Company Phased array antenna apparatus and methods of manufacture
US20080169992A1 (en) 2007-01-16 2008-07-17 Harris Corporation Dual-polarization, slot-mode antenna and associated methods
EP1970952A3 (en) 2007-03-13 2009-05-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US7948441B2 (en) 2007-04-12 2011-05-24 Raytheon Company Low profile antenna
US7688265B2 (en) 2007-09-18 2010-03-30 Raytheon Company Dual polarized low profile antenna
US7579997B2 (en) 2007-10-03 2009-08-25 The Boeing Company Advanced antenna integrated printed wiring board with metallic waveguide plate
US8031126B2 (en) 2007-11-13 2011-10-04 Raytheon Company Dual polarized antenna
GB0724684D0 (en) 2007-12-18 2009-01-07 Bae Systems Plc Anntenna Feed Module
CN102204017B (zh) 2008-09-09 2014-08-06 莫列斯公司 可灵活使用的连接器
US8706049B2 (en) * 2008-12-31 2014-04-22 Intel Corporation Platform integrated phased array transmit/receive module
JP5291205B2 (ja) 2009-02-18 2013-09-18 モレックス インコーポレイテド プリント回路基板用の垂直コネクタ
IL197906A (en) 2009-04-05 2014-09-30 Elta Systems Ltd Antenna arrays and method for creating them
US8325093B2 (en) 2009-07-31 2012-12-04 University Of Massachusetts Planar ultrawideband modular antenna array
US20110089531A1 (en) 2009-10-16 2011-04-21 Teledyne Scientific & Imaging, Llc Interposer Based Monolithic Microwave Integrate Circuit (iMMIC)
WO2011072629A1 (de) 2009-12-17 2011-06-23 Conti Temic Microelectronic Gmbh Leiterplatte mit mehreren übereinander angeordneten leiterplattenlagen mit einer bare-die-montage für den einsatz als getriebesteuerung
US9192047B2 (en) * 2010-10-01 2015-11-17 Saab Ab Mounting system for transmitter receiver modules of an active electronically scanned array
KR20120035394A (ko) 2010-10-05 2012-04-16 삼성전자주식회사 수직구조의 전송선로 트랜지션 및 랜드 그리드 어레이 접합를 이용한 단일 칩 패키지를 위한 장치
US8542151B2 (en) 2010-10-21 2013-09-24 Mediatek Inc. Antenna module and antenna unit thereof
US8547275B2 (en) * 2010-11-29 2013-10-01 Src, Inc. Active electronically scanned array antenna for hemispherical scan coverage
US8928544B2 (en) 2011-02-21 2015-01-06 Her Majesty The Queen In Right Of Canada As Represented By The Minister Of National Defence Wideband circularly polarized hybrid dielectric resonator antenna
US9112262B2 (en) 2011-06-02 2015-08-18 Brigham Young University Planar array feed for satellite communications
US9112270B2 (en) 2011-06-02 2015-08-18 Brigham Young Univeristy Planar array feed for satellite communications
US20130026586A1 (en) 2011-07-26 2013-01-31 Texas Instruments Incorporated Cross-loop antenna
US8786515B2 (en) 2011-08-30 2014-07-22 Harris Corporation Phased array antenna module and method of making same
TWI449475B (zh) 2012-01-09 2014-08-11 Novatek Microelectronics Corp 電路板
US8648454B2 (en) 2012-02-14 2014-02-11 International Business Machines Corporation Wafer-scale package structures with integrated antennas
US8780561B2 (en) 2012-03-30 2014-07-15 Raytheon Company Conduction cooling of multi-channel flip chip based panel array circuits
US9054410B2 (en) 2012-05-24 2015-06-09 Commscope Technologies Llc Dipole strength clip
US9537208B2 (en) 2012-11-12 2017-01-03 Raytheon Company Dual polarization current loop radiator with integrated balun
US10403511B2 (en) 2013-01-14 2019-09-03 Intel Corporation Backside redistribution layer patch antenna
US9343816B2 (en) 2013-04-09 2016-05-17 Raytheon Company Array antenna and related techniques
WO2015006293A1 (en) 2013-07-08 2015-01-15 Qualcomm Incorporated Techniques for operating phased array antennas in millimeter-wave radio modules
US9136572B2 (en) 2013-07-26 2015-09-15 Raytheon Company Dual stripline tile circulator utilizing thick film post-fired substrate stacking
US9437929B2 (en) 2014-01-15 2016-09-06 Raytheon Company Dual polarized array antenna with modular multi-balun board and associated methods
US9472859B2 (en) 2014-05-20 2016-10-18 International Business Machines Corporation Integration of area efficient antennas for phased array or wafer scale array antenna applications
CN104332413A (zh) * 2014-05-30 2015-02-04 中国电子科技集团公司第十研究所 一体化集成t/r组件芯片的3d组装方法
CN104022321B (zh) * 2014-05-30 2016-04-20 中国电子科技集团公司第二十研究所 一种基于ltcc的微型瓦片式t/r组件
US9688529B2 (en) * 2014-06-10 2017-06-27 Qorvo Us, Inc. Glass wafer assembly
WO2015193433A2 (en) 2014-06-18 2015-12-23 X-Celeprint Limited Micro assembled high frequency devices and arrays
TWI577085B (zh) * 2014-10-03 2017-04-01 雷森公司 具有整合循環器的發送/接收子卡及模組化可擴充的射頻(rf)電路卡陣列(cca)
US9402301B2 (en) 2014-12-10 2016-07-26 Raytheon Company Vertical radio frequency module
US10297923B2 (en) * 2014-12-12 2019-05-21 The Boeing Company Switchable transmit and receive phased array antenna
EP3262711B1 (en) 2015-02-26 2020-11-18 The Government of the United States of America as represented by the Secretary of the Navy Planar ultrawideband modular antenna array having improved bandwidth
US9490519B2 (en) 2015-03-19 2016-11-08 James D Lilly Transmission line transformer antenna
CN204857954U (zh) 2015-08-06 2015-12-09 中国电子科技集团公司第三十八研究所 一种Ka频段宽角扫描相控阵天线
JP6748716B2 (ja) 2015-11-17 2020-09-02 ギャップウェーブス アーベー 自己接地型の壁面設置可能なボウタイアンテナ装置、同アンテナ装置のペタル、及びその製造方法
US10490907B2 (en) 2016-09-27 2019-11-26 Google Llc Suppression of surface waves in printed circuit board-based phased-array antennas
US10361485B2 (en) 2017-08-04 2019-07-23 Raytheon Company Tripole current loop radiating element with integrated circularly polarized feed

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340724A (ja) * 1998-05-22 1999-12-10 Mitsubishi Electric Corp フェーズドアレーアンテナ
JP2010507929A (ja) * 2006-09-21 2010-03-11 レイセオン カンパニー タイルサブアレイ並びに関連する回路及び技法
JP2012521716A (ja) * 2009-03-24 2012-09-13 レイセオン カンパニー パネル配列
JP2015506118A (ja) * 2011-11-14 2015-02-26 レイセオン カンパニー 能動電子走査アレイ(aesa)カード
JP2016512655A (ja) * 2013-03-14 2016-04-28 レイセオン カンパニー 冷却剤チャネルを有する積層ウェハ

Also Published As

Publication number Publication date
KR20190045941A (ko) 2019-05-03
US20180175476A1 (en) 2018-06-21
EP3555961A1 (en) 2019-10-23
US10541461B2 (en) 2020-01-21
WO2018111386A1 (en) 2018-06-21
TW201824330A (zh) 2018-07-01
CN109891674A (zh) 2019-06-14
JP6763087B2 (ja) 2020-09-30
EP3555961B1 (en) 2021-04-28
TWI690970B (zh) 2020-04-11
CN109891674B (zh) 2021-08-24
KR102193899B1 (ko) 2020-12-23

Similar Documents

Publication Publication Date Title
JP6763087B2 (ja) アクティブ電子走査アレイ(aesa)用のタイル
EP3032651B1 (en) Switchable transmit and receive phased array antenna
US8643548B2 (en) Dual beam dual selectable polarization antenna
US10756445B2 (en) Switchable transmit and receive phased array antenna with high power and compact size
US7619567B2 (en) Integrated phased array antenna
JP2017200168A (ja) 能動走査フェーズドアレイ・アンテナシステムのためのスケーラブルな平面実装アーキテクチャ
TWI508370B (zh) 電子掃描陣列雷達(aesa)卡
US7411472B1 (en) Low-loss integrated waveguide feed for wafer-scale heterogeneous layered active electronically scanned array
JP2016163216A (ja) アンテナ一体型モジュール及びレーダ装置
EP2575213A1 (en) Co-phased, dual polarized antenna array with broadband and wide scan capability
WO2019187758A1 (ja) アレイアンテナ
JP6067445B2 (ja) レーダ装置
US20180090813A1 (en) Low-Cost and Low-Loss Phased Array Antenna Panel
JP6341983B2 (ja) レーダ装置
US20230354507A1 (en) High-frequency circuit board and antenna module
TW202127820A (zh) 分散天線及分散天線系統

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190514

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20200811

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200909

R150 Certificate of patent or registration of utility model

Ref document number: 6763087

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250