JP2018527678A - 改良されたシリアル周辺インターフェース - Google Patents

改良されたシリアル周辺インターフェース Download PDF

Info

Publication number
JP2018527678A
JP2018527678A JP2018514346A JP2018514346A JP2018527678A JP 2018527678 A JP2018527678 A JP 2018527678A JP 2018514346 A JP2018514346 A JP 2018514346A JP 2018514346 A JP2018514346 A JP 2018514346A JP 2018527678 A JP2018527678 A JP 2018527678A
Authority
JP
Japan
Prior art keywords
line
slave
master device
master
slave device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018514346A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018527678A5 (https=
Inventor
ララン・ジー・ミシュラ
リチャード・ドミニク・ヴィートフェルト
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2018527678A publication Critical patent/JP2018527678A/ja
Publication of JP2018527678A5 publication Critical patent/JP2018527678A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
JP2018514346A 2015-09-21 2016-08-26 改良されたシリアル周辺インターフェース Pending JP2018527678A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/860,568 2015-09-21
US14/860,568 US9990316B2 (en) 2015-09-21 2015-09-21 Enhanced serial peripheral interface
PCT/US2016/049105 WO2017053010A1 (en) 2015-09-21 2016-08-26 Enhanced serial peripheral interface

Publications (2)

Publication Number Publication Date
JP2018527678A true JP2018527678A (ja) 2018-09-20
JP2018527678A5 JP2018527678A5 (https=) 2019-09-19

Family

ID=56853908

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018514346A Pending JP2018527678A (ja) 2015-09-21 2016-08-26 改良されたシリアル周辺インターフェース

Country Status (8)

Country Link
US (2) US9990316B2 (https=)
EP (1) EP3353668B1 (https=)
JP (1) JP2018527678A (https=)
KR (1) KR20180054780A (https=)
CN (1) CN108027797A (https=)
CA (1) CA2996419A1 (https=)
TW (1) TWI701555B (https=)
WO (1) WO2017053010A1 (https=)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10055376B1 (en) * 2015-01-15 2018-08-21 Maxim Integrated Products, Inc. Serial peripheral interface system with slave expander
US9990316B2 (en) 2015-09-21 2018-06-05 Qualcomm Incorporated Enhanced serial peripheral interface
JP6652702B2 (ja) * 2015-12-25 2020-02-26 富士通クライアントコンピューティング株式会社 伝送システムおよびマスタ装置
US10250376B2 (en) * 2016-01-29 2019-04-02 Analog Devices, Inc. Clock sustain in the absence of a reference clock in a communication system
US11030142B2 (en) * 2017-06-28 2021-06-08 Intel Corporation Method, apparatus and system for dynamic control of clock signaling on a bus
US10372663B2 (en) * 2017-07-25 2019-08-06 Qualcomm Incorporated Short address mode for communicating waveform
TW201915818A (zh) * 2017-10-05 2019-04-16 香港商印芯科技股份有限公司 光學識別模組
CN107832250B (zh) * 2017-11-02 2020-10-30 北京中电华大电子设计有限责任公司 一种基于spi的主从通讯时序方法
US10534733B2 (en) * 2018-04-26 2020-01-14 EMC IP Holding Company LLC Flexible I/O slot connections
TWI671638B (zh) * 2018-05-24 2019-09-11 新唐科技股份有限公司 匯流排系統
CN109582616B (zh) * 2018-12-05 2020-07-17 北京爱其科技有限公司 基于串行总线的通信系统和方法
US20220156222A1 (en) * 2019-01-15 2022-05-19 Christoph HELDEIS Keyboard, bus unit, bus control unit and method for operating a keyboard
US11928069B2 (en) * 2019-01-15 2024-03-12 Christoph HELDEIS Optical output device, bus unit, bus control unit and methods
CN109902046B (zh) * 2019-02-01 2020-03-20 福瑞泰克智能系统有限公司 一种用于串行外围总线系统的通信方法、相关设备及系统
CN109873741B (zh) * 2019-02-25 2019-12-31 南京金信通信息服务有限公司 一种单线共享总线协议的系统和工作方法
US10884972B2 (en) * 2019-05-08 2021-01-05 Analog Devices, Inc. Communication systems with serial peripheral interface functionality
EP3780558B1 (en) * 2019-08-14 2025-02-19 Schneider Electric Industries SAS Addressing of slave devices using iterative power activation
DE102019125493B4 (de) 2019-09-23 2025-03-20 Infineon Technologies Ag Slaveeinrichtung, Bussystem und Verfahren
US11188495B2 (en) * 2020-01-31 2021-11-30 Infineon Technologies Ag SPI broadcast mode
US11106620B1 (en) * 2020-04-07 2021-08-31 Qualcomm Incorporated Mixed signal device address assignment
US11088815B1 (en) * 2020-10-02 2021-08-10 Qualcomm Incorporated Techniques for timed-trigger and interrupt coexistence
US11119971B1 (en) 2020-10-15 2021-09-14 Texas Instruments Incorporated I2C standard compliant bidirectional buffer
US11379402B2 (en) * 2020-10-20 2022-07-05 Micron Technology, Inc. Secondary device detection using a synchronous interface
US11379401B2 (en) * 2020-10-20 2022-07-05 Micron Technology, Inc. Deferred communications over a synchronous interface
US11334512B1 (en) 2021-02-12 2022-05-17 Qualcomm Incorporated Peripheral access control for secondary communication channels in power management integrated circuits
CN112882979B (zh) * 2021-03-15 2024-08-30 广东拓斯达科技股份有限公司 一种通信系统和方法
TWI773247B (zh) * 2021-04-13 2022-08-01 新唐科技股份有限公司 匯流排系統
TWI791271B (zh) 2021-08-25 2023-02-01 新唐科技股份有限公司 匯流排系統
US11847087B2 (en) * 2021-09-16 2023-12-19 Qualcomm Incorporated Systems and methods for chip operation using serial peripheral interface (SPI) with reduced pin options
US11609877B1 (en) * 2021-09-24 2023-03-21 Qualcomm Incorporated Systems and methods for chip operation using serial peripheral interface (SPI) without a chip select pin
CN115996434B (zh) * 2021-10-18 2025-11-28 大唐移动通信设备有限公司 一种参数配置方法及装置
US11847083B2 (en) * 2021-12-16 2023-12-19 Himax Technologies Limited Daisy-chain SPI integrated circuit and operation method thereof
TWI812194B (zh) * 2022-04-27 2023-08-11 凌通科技股份有限公司 序列周邊介面相容性擴展切換方法與使用其之嵌入式系統
CN114996184B (zh) * 2022-06-13 2024-01-30 南京观海微电子有限公司 兼容实现spi或i2c从机的接口模块及数据传输方法
US12056078B2 (en) * 2022-07-29 2024-08-06 Semiconductor Components Industries, Llc Addressing multiphase power stage modules for power state and thermal management
US12130765B2 (en) 2022-10-10 2024-10-29 Hewlett Packard Enterprise Development Lp Sharing communication lines among multiple buses
EP4386570A1 (en) * 2022-12-14 2024-06-19 Televic Rail Improved circuit integration
JP2024118727A (ja) * 2023-02-21 2024-09-02 シャープセミコンダクターイノベーション株式会社 電子機器
CN116166594B (zh) * 2023-04-26 2023-07-18 闪极科技(深圳)有限公司 一种单地址多从机的iic总线电路及其传输方法和装置
KR102844371B1 (ko) 2023-06-07 2025-08-08 한국알프스 주식회사 다중 스위치 신호의 단일 핀 입력에 의한 웨이크업 기능을 갖는 디바이스

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080183928A1 (en) * 2007-01-29 2008-07-31 Microsemi Corp. - Analog Mixed Signal Group Ltd. Addressable Serial Peripheral Interface
US20130275636A1 (en) * 2012-04-12 2013-10-17 International Business Machines Corporation Accessing peripheral devices
JP2016082293A (ja) * 2014-10-10 2016-05-16 株式会社デンソー 通信装置
JP2016111651A (ja) * 2014-12-10 2016-06-20 本田技研工業株式会社 制御システム

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3587635T2 (de) * 1984-10-04 1994-04-21 Bull Hn Information Syst Plattenspeichersteuergerät mit geteiltem Adressenregister.
US5878234A (en) 1996-09-10 1999-03-02 Sierra Wireless, Inc. Low power serial protocol translator for use in multi-circuit board electronic systems
US20020108011A1 (en) 2000-12-11 2002-08-08 Reza Tanha Dual interface serial bus
US7304950B2 (en) 2003-12-15 2007-12-04 Finisar Corporation Two-wire interface having dynamically adjustable data fields depending on operation code
US8667194B2 (en) 2003-12-15 2014-03-04 Finisar Corporation Two-wire interface in which a master component monitors the data line during the preamble generation phase for synchronization with one or more slave components
US7287208B2 (en) 2003-12-15 2007-10-23 Finisar Corporation Two-wire interface having embedded per frame reliability information
JP2006171930A (ja) * 2004-12-14 2006-06-29 Seiko Epson Corp 記憶装置および記憶装置を備える印刷記録材容器
US20060143348A1 (en) 2004-12-29 2006-06-29 Wilson Matthew T System, method, and apparatus for extended serial peripheral interface
US7467204B2 (en) * 2005-02-10 2008-12-16 International Business Machines Corporation Method for providing low-level hardware access to in-band and out-of-band firmware
US8316158B1 (en) 2007-03-12 2012-11-20 Cypress Semiconductor Corporation Configuration of programmable device using a DMA controller
DE102007024737A1 (de) * 2007-05-25 2008-11-27 Robert Bosch Gmbh Datenübertragungsverfahren zwischen Master- und Slave-Einrichtungen
CN101499046A (zh) * 2008-01-30 2009-08-05 鸿富锦精密工业（深圳）有限公司 Spi设备通信电路
US7849229B2 (en) * 2008-11-25 2010-12-07 Spansion Llc SPI addressing beyond 24-bits
TWI394050B (zh) * 2009-09-29 2013-04-21 Hon Hai Prec Ind Co Ltd 基於串列週邊介面匯流排的設備及其資料傳輸方法
US20110078350A1 (en) * 2009-09-30 2011-03-31 Via Technologies, Inc. Method for generating multiple serial bus chip selects using single chip select signal and modulation of clock signal frequency
US8719613B2 (en) * 2010-01-28 2014-05-06 Futurewei Technologies, Inc. Single-wire serial interface with delay module for full clock rate data communication between master and slave devices
TWI547784B (zh) 2011-04-22 2016-09-01 緯創資通股份有限公司 動態調整匯流排時脈的方法及其裝置
US8732366B2 (en) 2012-04-30 2014-05-20 Freescale Semiconductor, Inc. Method to configure serial communications and device thereof
US9274997B2 (en) * 2012-05-02 2016-03-01 Smsc Holdings S.A.R.L. Point-to-point serial peripheral interface for data communication between devices configured in a daisy-chain
US9003091B2 (en) 2012-10-18 2015-04-07 Hewlett-Packard Development Company, L.P. Flow control for a Serial Peripheral Interface bus
CN103500154B (zh) * 2013-09-11 2016-09-21 深圳市摩西尔电子有限公司 一种串行总线接口芯片、串行总线传输系统及方法
US9411772B2 (en) * 2014-06-30 2016-08-09 Echelon Corporation Multi-protocol serial nonvolatile memory interface
US9990316B2 (en) 2015-09-21 2018-06-05 Qualcomm Incorporated Enhanced serial peripheral interface

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080183928A1 (en) * 2007-01-29 2008-07-31 Microsemi Corp. - Analog Mixed Signal Group Ltd. Addressable Serial Peripheral Interface
US20130275636A1 (en) * 2012-04-12 2013-10-17 International Business Machines Corporation Accessing peripheral devices
JP2016082293A (ja) * 2014-10-10 2016-05-16 株式会社デンソー 通信装置
JP2016111651A (ja) * 2014-12-10 2016-06-20 本田技研工業株式会社 制御システム

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
寺田 怜史: "ＰＳｏＣを使って部品点数を削減した通信回路", トランジスタ技術, vol. 第４５巻 第１０号, JPN6020042207, 1 October 2008 (2008-10-01), JP, pages 163 - 166, ISSN: 0004381936 *

Also Published As

Publication number Publication date
US10289582B2 (en) 2019-05-14
EP3353668A1 (en) 2018-08-01
US20180267916A1 (en) 2018-09-20
TWI701555B (zh) 2020-08-11
US9990316B2 (en) 2018-06-05
TW201712555A (zh) 2017-04-01
CA2996419A1 (en) 2017-03-30
US20170083467A1 (en) 2017-03-23
CN108027797A (zh) 2018-05-11
EP3353668B1 (en) 2020-02-26
WO2017053010A1 (en) 2017-03-30
KR20180054780A (ko) 2018-05-24

Similar Documents

Publication Publication Date Title
JP2018527678A (ja) 改良されたシリアル周辺インターフェース
JP2018527678A5 (https=)
US9965420B2 (en) Slave device alert signal in inter-integrated circuit (I2C) bus system
US8892798B2 (en) Identification, by a master circuit, of two slave circuits connected to a same bus
US8266360B2 (en) I2C-bus interface with parallel operational mode
JP6612885B2 (ja) シリアルバスのための受信クロック較正
KR101823315B1 (ko) 가변 프레임 길이를 갖는 2-와이어 인터페이스 시스템에 대한 임피던스-기반 플로우 제어
KR102767055B1 (ko) 반도체 집적 회로 및 그것의 동작 방법
KR20150024350A (ko) 링 토폴로지 스테이터스 인디케이션
US11921652B2 (en) Method, apparatus and system for device transparent grouping of devices on a bus
CN111913904B (zh) 向利用主从通信协议的多个从属装置自动分配互不相同地址的方法及用于其的装置
US10127172B2 (en) Single SDIO interface with multiple SDIO units
JP2018518774A (ja) 複数のｓｄｉｏユニットを備えた多元接続の単一のｓｄｉｏインターフェース
US7698524B2 (en) Apparatus and methods for controlling output of clock signal and systems including the same
CN112486899B (zh) 集成电路、汇流排系统及排程方法
CN107771328B (zh) 具有多个sdio单元的单中继sdio接口
CN115658587B (zh) 与双线总线相关的时间条件的检测
JP4160068B2 (ja) ベースバンドプロセッサと無線周波数集積モジュールとの間のデジタルプログラミングインターフェース
CN117648279A (zh) 用于多协议通信接口的高效引脚共享集成电路(ic)器件
JP2011109515A (ja) ２線式シリアルデータ転送制御方法、プログラム及び２線式シリアルデータ転送制御装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180323

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190807

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190807

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20201109

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20210607