JP2017527099A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017527099A5 JP2017527099A5 JP2016568050A JP2016568050A JP2017527099A5 JP 2017527099 A5 JP2017527099 A5 JP 2017527099A5 JP 2016568050 A JP2016568050 A JP 2016568050A JP 2016568050 A JP2016568050 A JP 2016568050A JP 2017527099 A5 JP2017527099 A5 JP 2017527099A5
- Authority
- JP
- Japan
- Prior art keywords
- fin
- insulating material
- integrated circuit
- layer
- circuit structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002019 doping agent Substances 0.000 claims description 22
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 239000011810 insulating material Substances 0.000 claims 26
- 239000005360 phosphosilicate glass Substances 0.000 claims 18
- 239000005388 borosilicate glass Substances 0.000 claims 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims 2
- 229910052760 oxygen Inorganic materials 0.000 claims 2
- 239000001301 oxygen Substances 0.000 claims 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical group [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims 1
- 229910052698 phosphorus Inorganic materials 0.000 claims 1
- 239000011574 phosphorus Substances 0.000 claims 1
- 239000011521 glass Substances 0.000 description 16
- 239000000758 substrate Substances 0.000 description 13
- 238000000034 method Methods 0.000 description 10
- 238000000151 deposition Methods 0.000 description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 230000000903 blocking effect Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000000137 annealing Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2014/046525 WO2016010515A1 (en) | 2014-07-14 | 2014-07-14 | Solid-source diffused junction for fin-based electronics |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017527099A JP2017527099A (ja) | 2017-09-14 |
| JP2017527099A5 true JP2017527099A5 (enExample) | 2017-10-26 |
| JP6399464B2 JP6399464B2 (ja) | 2018-10-03 |
Family
ID=55078851
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016568050A Active JP6399464B2 (ja) | 2014-07-14 | 2014-07-14 | フィンベース電子装置のための固定ソース拡散接合 |
Country Status (7)
| Country | Link |
|---|---|
| US (6) | US9842944B2 (enExample) |
| EP (2) | EP3170207A4 (enExample) |
| JP (1) | JP6399464B2 (enExample) |
| KR (1) | KR102241181B1 (enExample) |
| CN (2) | CN106471624B (enExample) |
| TW (3) | TWI628801B (enExample) |
| WO (1) | WO2016010515A1 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP3170207A4 (en) | 2014-07-14 | 2018-03-28 | Intel Corporation | Solid-source diffused junction for fin-based electronics |
| EP3311399A4 (en) * | 2015-06-22 | 2019-02-27 | Intel Corporation | GLASS WITH TWO HEIGHTS FOR FINFET DOTING |
| US9847388B2 (en) * | 2015-09-01 | 2017-12-19 | International Business Machines Corporation | High thermal budget compatible punch through stop integration using doped glass |
| US9976650B1 (en) * | 2017-02-01 | 2018-05-22 | Deere & Company | Forkless synchronizer with sensor rail arrangement |
| WO2018182615A1 (en) * | 2017-03-30 | 2018-10-04 | Intel Corporation | Vertically stacked transistors in a fin |
| US10401122B2 (en) | 2017-06-08 | 2019-09-03 | Springfield, Inc. | Free floating handguard anchoring system |
| US20190172920A1 (en) * | 2017-12-06 | 2019-06-06 | Nanya Technology Corporation | Junctionless transistor device and method for preparing the same |
| EP3732729A4 (en) * | 2017-12-27 | 2021-07-28 | INTEL Corporation | FINFET-BASED CAPACITORS AND RESISTORS AND ASSOCIATED APPARATUS, SYSTEMS AND PROCESSES |
| US10325819B1 (en) * | 2018-03-13 | 2019-06-18 | Globalfoundries Inc. | Methods, apparatus and system for providing a pre-RMG replacement metal contact for a finFET device |
| KR102813445B1 (ko) * | 2019-10-02 | 2025-05-27 | 삼성전자주식회사 | 집적회로 소자 및 그 제조 방법 |
| CN113921520B (zh) * | 2021-09-29 | 2024-08-06 | 上海晶丰明源半导体股份有限公司 | 射频开关器件及其制造方法 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06260647A (ja) * | 1993-03-04 | 1994-09-16 | Sony Corp | Xmosトランジスタの作製方法 |
| US20020011612A1 (en) * | 2000-07-31 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
| US7235436B1 (en) * | 2003-07-08 | 2007-06-26 | Advanced Micro Devices, Inc. | Method for doping structures in FinFET devices |
| JP2005174964A (ja) * | 2003-12-05 | 2005-06-30 | National Institute Of Advanced Industrial & Technology | 二重ゲート電界効果トランジスタ |
| JP4504214B2 (ja) * | 2005-02-04 | 2010-07-14 | 株式会社東芝 | Mos型半導体装置及びその製造方法 |
| DE102005039365B4 (de) * | 2005-08-19 | 2022-02-10 | Infineon Technologies Ag | Gate-gesteuertes Fin-Widerstandselement, welches als pinch - resistor arbeitet, zur Verwendung als ESD-Schutzelement in einem elektrischen Schaltkreis und Einrichtung zum Schutz vor elektrostatischen Entladungen in einem elektrischen Schaltkreis |
| US7402856B2 (en) * | 2005-12-09 | 2008-07-22 | Intel Corporation | Non-planar microelectronic device having isolation element to mitigate fringe effects and method to fabricate same |
| US7560784B2 (en) * | 2007-02-01 | 2009-07-14 | International Business Machines Corporation | Fin PIN diode |
| US8130547B2 (en) | 2007-11-29 | 2012-03-06 | Zeno Semiconductor, Inc. | Method of maintaining the state of semiconductor memory having electrically floating body transistor |
| US8264032B2 (en) | 2009-09-01 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Accumulation type FinFET, circuits and fabrication method thereof |
| US8030144B2 (en) * | 2009-10-09 | 2011-10-04 | Globalfoundries Inc. | Semiconductor device with stressed fin sections, and related fabrication methods |
| US8592918B2 (en) * | 2009-10-28 | 2013-11-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming inter-device STI regions and intra-device STI regions using different dielectric materials |
| US8158500B2 (en) * | 2010-01-27 | 2012-04-17 | International Business Machines Corporation | Field effect transistors (FETS) and methods of manufacture |
| US8889494B2 (en) * | 2010-12-29 | 2014-11-18 | Globalfoundries Singapore Pte. Ltd. | Finfet |
| US8435845B2 (en) * | 2011-04-06 | 2013-05-07 | International Business Machines Corporation | Junction field effect transistor with an epitaxially grown gate structure |
| US8643108B2 (en) * | 2011-08-19 | 2014-02-04 | Altera Corporation | Buffered finFET device |
| US9082853B2 (en) * | 2012-10-31 | 2015-07-14 | International Business Machines Corporation | Bulk finFET with punchthrough stopper region and method of fabrication |
| US9299840B2 (en) * | 2013-03-08 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and methods for forming the same |
| US9431497B2 (en) * | 2013-05-21 | 2016-08-30 | Globalfoundries Singapore Pte. Ltd. | Transistor devices having an anti-fuse configuration and methods of forming the same |
| CN104218082B (zh) * | 2013-06-04 | 2017-08-25 | 中芯国际集成电路制造(上海)有限公司 | 高迁移率鳍型场效应晶体管及其制造方法 |
| US9293534B2 (en) * | 2014-03-21 | 2016-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Formation of dislocations in source and drain regions of FinFET devices |
| CN104576383B (zh) * | 2013-10-14 | 2017-09-12 | 中国科学院微电子研究所 | 一种FinFET结构及其制造方法 |
| EP3170207A4 (en) * | 2014-07-14 | 2018-03-28 | Intel Corporation | Solid-source diffused junction for fin-based electronics |
-
2014
- 2014-07-14 EP EP14897867.9A patent/EP3170207A4/en not_active Ceased
- 2014-07-14 JP JP2016568050A patent/JP6399464B2/ja active Active
- 2014-07-14 EP EP17196788.8A patent/EP3300119A1/en not_active Ceased
- 2014-07-14 WO PCT/US2014/046525 patent/WO2016010515A1/en not_active Ceased
- 2014-07-14 CN CN201480079891.2A patent/CN106471624B/zh active Active
- 2014-07-14 US US15/121,879 patent/US9842944B2/en active Active
- 2014-07-14 KR KR1020167034750A patent/KR102241181B1/ko active Active
- 2014-07-14 CN CN202011383597.4A patent/CN112670349B/zh active Active
-
2015
- 2015-06-08 TW TW106111403A patent/TWI628801B/zh active
- 2015-06-08 TW TW107111952A patent/TWI664738B/zh active
- 2015-06-08 TW TW104118477A patent/TWI600166B/zh active
-
2017
- 2017-01-18 US US15/409,065 patent/US9899472B2/en active Active
-
2018
- 2018-01-31 US US15/885,468 patent/US10355081B2/en active Active
-
2019
- 2019-06-07 US US16/435,250 patent/US10741640B2/en active Active
-
2020
- 2020-07-01 US US16/918,952 patent/US11139370B2/en active Active
-
2021
- 2021-10-04 US US17/493,213 patent/US11764260B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2017527099A5 (enExample) | ||
| CN103456791B (zh) | 沟槽功率mosfet | |
| CN107958873B (zh) | 鳍式场效应管及其形成方法 | |
| JP2016541114A5 (ja) | 半導体構造、集積回路構造、及びそれらの製造方法 | |
| CN102789987B (zh) | 低米勒电容的超级接面功率晶体管制造方法 | |
| CN106486377B (zh) | 鳍片式半导体器件及其制造方法 | |
| TW201424002A (zh) | 半導體裝置及製造半導體裝置之方法 | |
| CN103871900A (zh) | 沟槽场效应晶体管及其形成方法 | |
| US20150372135A1 (en) | Semiconductor device having vertical channel, resistive memory device including the same, and method of manufacturing the same | |
| CN111129157B (zh) | 屏蔽栅功率mosfet器件及其制造方法 | |
| CN105810680A (zh) | Jfet及其制造方法 | |
| JP2009021456A (ja) | フィン型トランジスタおよびその形成方法 | |
| CN106952806A (zh) | 改善鳍式场效应管性能的方法 | |
| CN104409487B (zh) | 体硅双向击穿保护双栅绝缘隧穿增强晶体管及其制造方法 | |
| US20140239397A1 (en) | Jlt (junction-less transistor) device and method for fabricating the same | |
| CN104425344B (zh) | 半导体结构及其形成方法 | |
| CN104517824B (zh) | 沟槽型双层栅的制造方法 | |
| CN105321988A (zh) | 半导体装置及其制造方法 | |
| CN104282751A (zh) | 高集成度高迁移率源漏栅辅控型无结晶体管 | |
| CN105225958B (zh) | 鳍式场效应晶体管的形成方法 | |
| US10204981B2 (en) | Semiconductor structure and manufacturing method thereof | |
| CN104183632B (zh) | Rf‑ldmos自对准的漏端场板结构及制作方法 | |
| CN106558493A (zh) | 鳍式场效应管的形成方法 | |
| CN105244277A (zh) | 无结场效应晶体管及其形成方法 | |
| CN104409508A (zh) | Soi衬底双向击穿保护双栅绝缘隧穿增强晶体管及制造方法 |