JP2017022300A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017022300A5 JP2017022300A5 JP2015140304A JP2015140304A JP2017022300A5 JP 2017022300 A5 JP2017022300 A5 JP 2017022300A5 JP 2015140304 A JP2015140304 A JP 2015140304A JP 2015140304 A JP2015140304 A JP 2015140304A JP 2017022300 A5 JP2017022300 A5 JP 2017022300A5
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- underfill resin
- alignment mark
- wiring board
- underfill
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000011347 resin Substances 0.000 claims description 33
- 229920005989 resin Polymers 0.000 claims description 33
- 239000000463 material Substances 0.000 claims description 12
- 238000007789 sealing Methods 0.000 claims description 12
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 230000002093 peripheral effect Effects 0.000 claims 3
- 238000000034 method Methods 0.000 claims 2
- 239000000758 substrate Substances 0.000 claims 2
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2015140304A JP6478853B2 (ja) | 2015-07-14 | 2015-07-14 | 電子部品装置及びその製造方法 |
| US15/206,422 US9825006B2 (en) | 2015-07-14 | 2016-07-11 | Electronic component device and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2015140304A JP6478853B2 (ja) | 2015-07-14 | 2015-07-14 | 電子部品装置及びその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017022300A JP2017022300A (ja) | 2017-01-26 |
| JP2017022300A5 true JP2017022300A5 (enExample) | 2018-04-26 |
| JP6478853B2 JP6478853B2 (ja) | 2019-03-06 |
Family
ID=57775892
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015140304A Active JP6478853B2 (ja) | 2015-07-14 | 2015-07-14 | 電子部品装置及びその製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9825006B2 (enExample) |
| JP (1) | JP6478853B2 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6489965B2 (ja) * | 2015-07-14 | 2019-03-27 | 新光電気工業株式会社 | 電子部品装置及びその製造方法 |
| JP6871512B2 (ja) * | 2017-04-11 | 2021-05-12 | 富士通株式会社 | 半導体装置及びその製造方法 |
| JP2018182213A (ja) | 2017-04-19 | 2018-11-15 | 富士通株式会社 | 半導体装置及び半導体装置の製造方法 |
| US10636757B2 (en) * | 2017-08-29 | 2020-04-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit component package and method of fabricating the same |
| US10714462B2 (en) | 2018-04-24 | 2020-07-14 | Advanced Micro Devices, Inc. | Multi-chip package with offset 3D structure |
| JP7236269B2 (ja) * | 2018-12-26 | 2023-03-09 | 新光電気工業株式会社 | 配線基板、半導体装置、及び配線基板の製造方法 |
| US11600590B2 (en) * | 2019-03-22 | 2023-03-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device and semiconductor package |
| KR102741172B1 (ko) * | 2019-12-06 | 2024-12-11 | 삼성전자주식회사 | 테스트 범프들을 포함하는 반도체 패키지 |
| KR102848525B1 (ko) | 2020-11-25 | 2025-08-22 | 에스케이하이닉스 주식회사 | 관통 전극을 포함하는 반도체 칩, 및 이를 포함하는 반도체 패키지 |
| US20220230986A1 (en) * | 2021-01-18 | 2022-07-21 | Yibu Semiconductor Co., Ltd. | Semiconductor Assembly Packaging Method, Semiconductor Assembly and Electronic Device |
| JP2023121355A (ja) * | 2022-02-21 | 2023-08-31 | キオクシア株式会社 | 半導体装置および半導体装置の製造方法 |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002184936A (ja) * | 2000-12-11 | 2002-06-28 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
| JP2002222914A (ja) * | 2001-01-26 | 2002-08-09 | Sony Corp | 半導体装置及びその製造方法 |
| JP3668686B2 (ja) * | 2001-01-30 | 2005-07-06 | アルプス電気株式会社 | チップ部品の実装構造 |
| JP4074862B2 (ja) * | 2004-03-24 | 2008-04-16 | ローム株式会社 | 半導体装置の製造方法、半導体装置、および半導体チップ |
| US20110089438A1 (en) * | 2009-10-19 | 2011-04-21 | Zarlink Semiconductor Ab | Opto-electrical assemblies and associated apparatus and methods |
| KR101852601B1 (ko) * | 2011-05-31 | 2018-04-27 | 삼성전자주식회사 | 반도체 패키지 장치 |
| JP2012256679A (ja) * | 2011-06-08 | 2012-12-27 | Elpida Memory Inc | 半導体装置及びその製造方法 |
| JP5357241B2 (ja) * | 2011-08-10 | 2013-12-04 | 新光電気工業株式会社 | 半導体装置及び半導体装置の製造方法 |
| JP2013138177A (ja) * | 2011-11-28 | 2013-07-11 | Elpida Memory Inc | 半導体装置の製造方法 |
| JP2013168503A (ja) * | 2012-02-15 | 2013-08-29 | Sumitomo Bakelite Co Ltd | 半導体装置の製造方法 |
| JP2013197387A (ja) * | 2012-03-21 | 2013-09-30 | Elpida Memory Inc | 半導体装置 |
| US9349663B2 (en) * | 2012-06-29 | 2016-05-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package-on-package structure having polymer-based material for warpage control |
| US9627325B2 (en) * | 2013-03-06 | 2017-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package alignment structure and method of forming same |
| KR20160006702A (ko) * | 2013-05-07 | 2016-01-19 | 피에스4 뤽스코 에스.에이.알.엘. | 반도체 장치 및 반도체 장치의 제조 방법 |
| JP2015005637A (ja) * | 2013-06-21 | 2015-01-08 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置 |
| JP2015056563A (ja) * | 2013-09-12 | 2015-03-23 | 株式会社東芝 | 半導体装置およびその製造方法 |
| KR102107961B1 (ko) * | 2013-11-14 | 2020-05-28 | 삼성전자 주식회사 | 반도체 장치 및 이의 제조 방법 |
| JP6242231B2 (ja) * | 2014-02-12 | 2017-12-06 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
| KR102245003B1 (ko) * | 2014-06-27 | 2021-04-28 | 삼성전자주식회사 | 오버행을 극복할 수 있는 반도체 패키지 및 그 제조방법 |
| JP6276151B2 (ja) * | 2014-09-17 | 2018-02-07 | 東芝メモリ株式会社 | 半導体装置 |
| JP6489965B2 (ja) * | 2015-07-14 | 2019-03-27 | 新光電気工業株式会社 | 電子部品装置及びその製造方法 |
-
2015
- 2015-07-14 JP JP2015140304A patent/JP6478853B2/ja active Active
-
2016
- 2016-07-11 US US15/206,422 patent/US9825006B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2017022300A5 (enExample) | ||
| JP2013222966A5 (enExample) | ||
| CN103050462B (zh) | 半导体器件封装件及方法 | |
| WO2016209668A3 (en) | Structures and methods for reliable packages | |
| JP2015153811A5 (enExample) | ||
| EP4220709A3 (en) | Ground via clustering for crosstalk mitigation | |
| EP3211661A3 (en) | Method for manufacturing a flip-chip type semiconductor apparatus using a photosensitive adhesive layer and corresponding flip-chip type semiconductor apparatus | |
| TWI567834B (zh) | 指紋辨識晶片封裝模組的製造方法 | |
| JP2012109507A5 (enExample) | ||
| SG10201809052TA (en) | Semiconductor device and method offorming flipchip interconnect structure | |
| WO2015123426A3 (en) | Integrated device comprising stacked dies on redistribution layers | |
| WO2012048137A3 (en) | Flexible circuits and methods for making the same | |
| US20150014848A1 (en) | Semiconductor device and fabrication method thereof | |
| EP2706829A3 (en) | Printed wiring board, printed circuit board, and printed circuit board manufacturing method | |
| EP2743979A3 (en) | Chip thermal dissipation structure | |
| EP2750186A3 (en) | Package structure and package method | |
| KR20140113280A (ko) | 단차를 형성하는 몰딩재를 갖는 패키지 | |
| JP2016225414A5 (enExample) | ||
| CN104241218A (zh) | 一种带有散热结构的倒装芯片塑封结构及制造方法 | |
| JP2013012522A5 (ja) | パッケージの製造方法およびpop構造体 | |
| JP2014049558A5 (enExample) | ||
| EP1748479A3 (en) | Method of making an electronic assembly | |
| EP3306660A3 (en) | Leadframe-less surface mount semiconductor device | |
| JP2017510075A5 (enExample) | ||
| EP2713395A3 (en) | Integrated circuit including alignment mark and display device including said integrated circuit |