JP2015204460A - Teg−fet、及びそのtegテスト方法 - Google Patents

Teg−fet、及びそのtegテスト方法 Download PDF

Info

Publication number
JP2015204460A
JP2015204460A JP2015080092A JP2015080092A JP2015204460A JP 2015204460 A JP2015204460 A JP 2015204460A JP 2015080092 A JP2015080092 A JP 2015080092A JP 2015080092 A JP2015080092 A JP 2015080092A JP 2015204460 A JP2015204460 A JP 2015204460A
Authority
JP
Japan
Prior art keywords
region
teg
fet
gate region
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2015080092A
Other languages
English (en)
Japanese (ja)
Inventor
進 ▲ロン▼ 厳
Chin Rung Yan
進 ▲ロン▼ 厳
魯 男 孫
Lunan Sun
魯 男 孫
嘉 哲 許
Chia-Che Hsu
嘉 哲 許
家 ▲チ▼ 黄
Chia-Chi Huang
家 ▲チ▼ 黄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EverDisplay Optronics Shanghai Co Ltd
Original Assignee
EverDisplay Optronics Shanghai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EverDisplay Optronics Shanghai Co Ltd filed Critical EverDisplay Optronics Shanghai Co Ltd
Publication of JP2015204460A publication Critical patent/JP2015204460A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/14Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2601Apparatus or methods therefor
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2642Testing semiconductor operation lifetime or reliability, e.g. by accelerated life tests
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Automation & Control Theory (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
JP2015080092A 2014-04-10 2015-04-09 Teg−fet、及びそのtegテスト方法 Pending JP2015204460A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410143407.XA CN103928523B (zh) 2014-04-10 2014-04-10 一种测试器件群场效应晶体管及其测试器件群测试方法
CN201410143407.X 2014-04-10

Publications (1)

Publication Number Publication Date
JP2015204460A true JP2015204460A (ja) 2015-11-16

Family

ID=51146683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015080092A Pending JP2015204460A (ja) 2014-04-10 2015-04-09 Teg−fet、及びそのtegテスト方法

Country Status (4)

Country Link
JP (1) JP2015204460A (zh)
KR (1) KR20150117615A (zh)
CN (1) CN103928523B (zh)
TW (1) TWI552246B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105810137B (zh) * 2016-05-31 2019-01-04 京东方科技集团股份有限公司 阵列基板及其检测方法
CN106653641B (zh) * 2017-01-10 2019-05-10 京东方科技集团股份有限公司 一种tft制程工艺的电学性能测试方法
CN108470728B (zh) * 2018-03-13 2020-03-31 西安交通大学 同时兼容电学测试和光学互联的焊盘结构及其测试方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000150680A (ja) * 1998-11-12 2000-05-30 Fujitsu Ltd 半導体記憶装置
CN102176442B (zh) * 2011-02-22 2012-12-05 北京大学 用于测量mos器件hci可靠性的测试结构及方法
TWI520244B (zh) * 2011-09-20 2016-02-01 聯華電子股份有限公司 測試鍵的電路架構與測試鍵的測試方法
CN102393501B (zh) * 2011-10-14 2013-11-13 哈尔滨工业大学 一种mosfet可靠性测试分析系统的mosfet静态参数测试方法

Also Published As

Publication number Publication date
CN103928523A (zh) 2014-07-16
TW201539603A (zh) 2015-10-16
TWI552246B (zh) 2016-10-01
CN103928523B (zh) 2016-08-24
KR20150117615A (ko) 2015-10-20

Similar Documents

Publication Publication Date Title
US9437678B2 (en) Fabrication method of semiconductor device, evaluation method of semiconductor device, and semiconductor device
JP2015119178A5 (zh)
JP2016029710A5 (ja) 半導体装置およびその製造方法
JP2016009791A5 (ja) 半導体装置
ATE467905T1 (de) Integrierte anitfuse-struktur für finfet- und cmos-vorrichtungen
JP2017212437A5 (ja) 半導体装置の作製方法及び表示装置
US9082739B2 (en) Semiconductor device having test structure
JP2015204460A (ja) Teg−fet、及びそのtegテスト方法
JP2015167256A5 (ja) 半導体装置の作製方法
WO2015126575A3 (en) Silicon carbide semiconductor device, and methods for manufacturing thereof
JP2015207763A5 (zh)
JP2012019092A5 (zh)
JP2019036688A5 (ja) 半導体装置
CN106601645A (zh) 一种测试结构及其布设方法
JP2007322270A (ja) 半導体センサ及び同定方法
TWI608583B (zh) 共源極式封裝結構
JP2015073094A5 (ja) コンタクト抵抗測定パターン及びその使用方法、半導体装置
US10665496B2 (en) Switch element and load driving device
JP2014090012A (ja) 半導体ウェハ、および半導体集積回路の製造方法
US8729632B2 (en) Semiconductor structure with low resistance of substrate and low power consumption
CN104821292A (zh) 半导体装置的制造方法
CN103915417A (zh) 一种测试器件群测试键
US9620647B2 (en) Thin film transistor and manufacturing method thereof
CN106443410B (zh) 一种集成电路测试方法
TWM538236U (zh) 共源極式封裝結構