JP2012198935A - フラッシュを備えた集積回路 - Google Patents
フラッシュを備えた集積回路 Download PDFInfo
- Publication number
- JP2012198935A JP2012198935A JP2012140982A JP2012140982A JP2012198935A JP 2012198935 A JP2012198935 A JP 2012198935A JP 2012140982 A JP2012140982 A JP 2012140982A JP 2012140982 A JP2012140982 A JP 2012140982A JP 2012198935 A JP2012198935 A JP 2012198935A
- Authority
- JP
- Japan
- Prior art keywords
- microprocessor
- flash
- bus
- flash memory
- width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4009—Coupling between buses with data restructuring
- G06F13/4018—Coupling between buses with data restructuring with data-width conversion
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Microcomputers (AREA)
- Bipolar Transistors (AREA)
- Bus Control (AREA)
- Memory System (AREA)
Abstract
【解決手段】フラッシュメモリ1がマイクロプロセッサ3とペースを保つために専用フラッシュ・バス2がフラッシュメモリ1をマイクロプロセッサ3へつなげる。前記フラッシュ・バス2がマイクロプロセッサのデータ・バス8の幅nより大きな幅mを有する。好ましくは、幅mは幅nの複数倍である。多数の中間記憶装置4は、幅変換の機能をもたらすためにフラッシュ・バス2をマイクロプロセッサ3のデータ・バス8に接続する。これらの中間記憶装置4は、付加的なタグ記憶装置5とともにマイクロプロセッサのデータ要求に対してキャッシュとして作用しICの潜在的速度を向上させる。
【選択図】図1
Description
1. 1の手段は、組み込まれたフラッシュメモリのデータワード幅をそのアクセス時間の動作を補正するために増加させることである。
2. 他の手段は、データ・キャッシュを、特に、中間データ記憶装置を単一または複数のデータ・ライン・キャッシュとして使用することによって、配設することである。
Claims (1)
- 少なくとも1つのマイクロプロセッサおよび少なくとも1つのメモリを備えた集積回路であって、
前記メモリは、前記マイクロプロセッサへ専用のフラッシュ・バスによって機能的に結合された不揮発性またはフラッシュメモリであり、
前記専用のフラッシュ・バスは、第1の幅mを有し、第1の幅mは前記マイクロプロセッサまたはそのデータ・バスのそれぞれの第2の幅n、特に第2の幅nのある倍数よりも大きい集積回路。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00113609 | 2000-06-27 | ||
EP00113609.2 | 2000-06-27 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002506443A Division JP5076133B2 (ja) | 2000-06-27 | 2001-06-20 | フラッシュを備えた集積回路 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2012198935A true JP2012198935A (ja) | 2012-10-18 |
Family
ID=8169085
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002506443A Expired - Lifetime JP5076133B2 (ja) | 2000-06-27 | 2001-06-20 | フラッシュを備えた集積回路 |
JP2012140982A Pending JP2012198935A (ja) | 2000-06-27 | 2012-06-22 | フラッシュを備えた集積回路 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002506443A Expired - Lifetime JP5076133B2 (ja) | 2000-06-27 | 2001-06-20 | フラッシュを備えた集積回路 |
Country Status (7)
Country | Link |
---|---|
US (1) | US6735661B2 (ja) |
EP (1) | EP1297434B1 (ja) |
JP (2) | JP5076133B2 (ja) |
KR (1) | KR100814247B1 (ja) |
AT (1) | ATE293810T1 (ja) |
DE (1) | DE60110227T2 (ja) |
WO (1) | WO2002001375A1 (ja) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ATE293810T1 (de) * | 2000-06-27 | 2005-05-15 | Koninkl Philips Electronics Nv | Integrierte schaltung mit flash |
US7004917B2 (en) | 2001-03-29 | 2006-02-28 | Royce Medical Company | Hardenable orthopaedic support (free edge) |
WO2003094036A1 (en) * | 2002-04-30 | 2003-11-13 | Koninklijke Philips Electronics N.V. | Method for fetching data from a non-volatile memory in an integrated circuit and corresponding integrated circuit |
EP1499961A2 (en) * | 2002-04-30 | 2005-01-26 | Koninklijke Philips Electronics N.V. | Apparatus and method for fetching data from memory |
JP4031996B2 (ja) * | 2003-01-30 | 2008-01-09 | 富士フイルム株式会社 | メモリ装置を備えたディジタル・スチル・カメラ |
ITTO20030165A1 (it) * | 2003-03-06 | 2004-09-07 | Space Cannon Vh S P A | Proiettore di luce a led |
ITRM20030354A1 (it) | 2003-07-17 | 2005-01-18 | Micron Technology Inc | Unita' di controllo per dispositivo di memoria. |
ITMI20031893A1 (it) * | 2003-10-03 | 2005-04-04 | St Microelectronics Srl | Dispositivo integrato di memoria con comandi di lettura e scrittura multipli. |
US7173863B2 (en) | 2004-03-08 | 2007-02-06 | Sandisk Corporation | Flash controller cache architecture |
EP1711898B1 (en) * | 2004-02-05 | 2009-06-03 | Research In Motion Limited | System and method for detecting the width of a data bus |
KR100666169B1 (ko) * | 2004-12-17 | 2007-01-09 | 삼성전자주식회사 | 플래쉬 메모리 데이터 저장장치 |
US7882299B2 (en) | 2004-12-21 | 2011-02-01 | Sandisk Corporation | System and method for use of on-chip non-volatile memory write cache |
US20060218332A1 (en) * | 2005-03-25 | 2006-09-28 | Via Technologies, Inc. | Interface circuit, system, and method for interfacing between buses of different widths |
JP2008024411A (ja) * | 2006-07-20 | 2008-02-07 | Toshiba Elevator Co Ltd | エレベータ制御装置 |
US9195602B2 (en) | 2007-03-30 | 2015-11-24 | Rambus Inc. | System including hierarchical memory modules having different types of integrated circuit memory devices |
US8495020B1 (en) * | 2007-06-27 | 2013-07-23 | ENORCOM Corporation | Mobile information system |
US8086769B2 (en) * | 2008-01-17 | 2011-12-27 | International Business Machines Corporation | Method for detecting circular buffer overrun |
US8415978B2 (en) * | 2008-12-29 | 2013-04-09 | Stmicroelectronics S.R.L. | State machine for generating a pulse width modulation (PWM) waveform |
US7895381B2 (en) * | 2009-02-16 | 2011-02-22 | Himax Media Solutions, Inc. | Data accessing system |
US8707104B1 (en) | 2011-09-06 | 2014-04-22 | Western Digital Technologies, Inc. | Systems and methods for error injection in data storage systems |
US9195530B1 (en) | 2011-09-06 | 2015-11-24 | Western Digital Technologies, Inc. | Systems and methods for improved data management in data storage systems |
US8713357B1 (en) | 2011-09-06 | 2014-04-29 | Western Digital Technologies, Inc. | Systems and methods for detailed error reporting in data storage systems |
US8700834B2 (en) | 2011-09-06 | 2014-04-15 | Western Digital Technologies, Inc. | Systems and methods for an enhanced controller architecture in data storage systems |
US9053008B1 (en) | 2012-03-26 | 2015-06-09 | Western Digital Technologies, Inc. | Systems and methods for providing inline parameter service in data storage devices |
US9582204B2 (en) * | 2014-01-07 | 2017-02-28 | Apple Inc. | Speculative prefetching of data stored in flash memory |
US10031869B1 (en) | 2014-03-28 | 2018-07-24 | Adesto Technologies Corporation | Cached memory structure and operation |
US9910787B2 (en) * | 2014-06-05 | 2018-03-06 | Micron Technology, Inc. | Virtual address table |
KR20180031412A (ko) * | 2016-09-20 | 2018-03-28 | 삼성전자주식회사 | 메모리 컨트롤러의 동작 방법과, 이를 포함하는 장치들의 동작 방법들 |
US10489056B2 (en) * | 2017-11-09 | 2019-11-26 | Nvidia Corporation | Queue manager for streaming multiprocessor systems |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09231130A (ja) * | 1996-02-26 | 1997-09-05 | Mitsubishi Electric Corp | マイクロコンピュータ |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4953073A (en) * | 1986-02-06 | 1990-08-28 | Mips Computer Systems, Inc. | Cup chip having tag comparator and address translation unit on chip and connected to off-chip cache and main memories |
JPH02272654A (ja) * | 1989-04-13 | 1990-11-07 | Nec Corp | キャッシュメモリ装置 |
US5732241A (en) * | 1990-06-27 | 1998-03-24 | Mos Electronics, Corp. | Random access cache memory controller and system |
JPH06266596A (ja) * | 1993-03-11 | 1994-09-22 | Hitachi Ltd | フラッシュメモリファイル記憶装置および情報処理装置 |
JPH08503328A (ja) | 1993-07-29 | 1996-04-09 | アトメル・コーポレイション | マイクロコントローラのための遠隔再プログラム可能プログラムメモリ |
US6026027A (en) * | 1994-01-31 | 2000-02-15 | Norand Corporation | Flash memory system having memory cache |
US5726937A (en) * | 1994-01-31 | 1998-03-10 | Norand Corporation | Flash memory system having memory cache |
JPH07325898A (ja) * | 1994-06-02 | 1995-12-12 | Hitachi Ltd | 記憶装置 |
US5696929A (en) * | 1995-10-03 | 1997-12-09 | Intel Corporation | Flash EEPROM main memory in a computer system |
US5937174A (en) * | 1996-06-28 | 1999-08-10 | Lsi Logic Corporation | Scalable hierarchial memory structure for high data bandwidth raid applications |
US5860097A (en) * | 1996-09-23 | 1999-01-12 | Hewlett-Packard Company | Associative cache memory with improved hit time |
US5768287A (en) * | 1996-10-24 | 1998-06-16 | Micron Quantum Devices, Inc. | Apparatus and method for programming multistate memory device |
WO1998018078A1 (fr) * | 1996-10-24 | 1998-04-30 | Mitsubishi Denki Kabushiki Kaisha | Micro-ordinateur dont la memoire et le processeur se trouvent sur une meme puce |
US5903916A (en) * | 1996-12-16 | 1999-05-11 | Intel Corporation | Computer memory subsystem and method for performing opportunistic write data transfers during an access latency period within a read or refresh operation |
US5937423A (en) * | 1996-12-26 | 1999-08-10 | Intel Corporation | Register interface for flash EEPROM memory arrays |
US5802602A (en) * | 1997-01-17 | 1998-09-01 | Intel Corporation | Method and apparatus for performing reads of related data from a set-associative cache memory |
US5822251A (en) * | 1997-08-25 | 1998-10-13 | Bit Microsystems, Inc. | Expandable flash-memory mass-storage using shared buddy lines and intermediate flash-bus between device-specific buffers and flash-intelligent DMA controllers |
US6088777A (en) * | 1997-11-12 | 2000-07-11 | Ericsson Messaging Systems, Inc. | Memory system and method for dynamically allocating a memory divided into plural classes with different block sizes to store variable length messages |
US6308241B1 (en) * | 1997-12-22 | 2001-10-23 | U.S. Philips Corporation | On-chip cache file register for minimizing CPU idle cycles during cache refills |
JP3732637B2 (ja) * | 1997-12-26 | 2006-01-05 | 株式会社ルネサステクノロジ | 記憶装置、記憶装置のアクセス方法及び半導体装置 |
US6425065B2 (en) * | 1997-12-31 | 2002-07-23 | Intel Corporation | Tag RAM with selection module for a variable width address field |
US6041400A (en) | 1998-10-26 | 2000-03-21 | Sony Corporation | Distributed extensible processing architecture for digital signal processing applications |
WO2000025208A1 (en) | 1998-10-28 | 2000-05-04 | Zf Linux Devices, Inc. | Processor system with fail safe bios configuration |
US6282643B1 (en) * | 1998-11-20 | 2001-08-28 | International Business Machines Corporation | Computer system having flash memory BIOS which can be accessed remotely while protected mode operating system is running |
JP2000276402A (ja) * | 1999-03-24 | 2000-10-06 | Kokusai Electric Co Ltd | フラッシュメモリ駆動方法及びフラッシュメモリ装置 |
US6321315B1 (en) * | 1999-09-30 | 2001-11-20 | Micron Technology, Inc. | Method and apparatus to reduce memory read latency |
US6434674B1 (en) * | 2000-04-04 | 2002-08-13 | Advanced Digital Information Corporation | Multiport memory architecture with direct data flow |
ATE293810T1 (de) * | 2000-06-27 | 2005-05-15 | Koninkl Philips Electronics Nv | Integrierte schaltung mit flash |
KR100805603B1 (ko) * | 2000-06-27 | 2008-02-20 | 엔엑스피 비 브이 | 집적 회로 |
US6836816B2 (en) * | 2001-03-28 | 2004-12-28 | Intel Corporation | Flash memory low-latency cache |
-
2001
- 2001-06-20 AT AT01960346T patent/ATE293810T1/de not_active IP Right Cessation
- 2001-06-20 WO PCT/EP2001/007009 patent/WO2002001375A1/en active IP Right Grant
- 2001-06-20 EP EP01960346A patent/EP1297434B1/en not_active Expired - Lifetime
- 2001-06-20 DE DE60110227T patent/DE60110227T2/de not_active Expired - Lifetime
- 2001-06-20 KR KR1020027002472A patent/KR100814247B1/ko active IP Right Grant
- 2001-06-20 JP JP2002506443A patent/JP5076133B2/ja not_active Expired - Lifetime
- 2001-06-26 US US09/891,449 patent/US6735661B2/en not_active Expired - Lifetime
-
2012
- 2012-06-22 JP JP2012140982A patent/JP2012198935A/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09231130A (ja) * | 1996-02-26 | 1997-09-05 | Mitsubishi Electric Corp | マイクロコンピュータ |
Also Published As
Publication number | Publication date |
---|---|
ATE293810T1 (de) | 2005-05-15 |
KR20030009290A (ko) | 2003-01-29 |
JP2004502240A (ja) | 2004-01-22 |
US20020013874A1 (en) | 2002-01-31 |
DE60110227D1 (de) | 2005-05-25 |
EP1297434A1 (en) | 2003-04-02 |
DE60110227T2 (de) | 2006-02-09 |
KR100814247B1 (ko) | 2008-03-17 |
WO2002001375A1 (en) | 2002-01-03 |
JP5076133B2 (ja) | 2012-11-21 |
US6735661B2 (en) | 2004-05-11 |
EP1297434B1 (en) | 2005-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5076133B2 (ja) | フラッシュを備えた集積回路 | |
US11789872B2 (en) | Slot/sub-slot prefetch architecture for multiple memory requestors | |
US5255378A (en) | Method of transferring burst data in a microprocessor | |
US5131083A (en) | Method of transferring burst data in a microprocessor | |
JP5144542B2 (ja) | アドレス変換バイパスを有するデータ処理システム及びその方法 | |
JP3352598B2 (ja) | マイクロプロセッサ | |
TW454161B (en) | A dual-ported pipelined two level cache system | |
KR930005800B1 (ko) | 데이타 처리시스템 | |
US6836829B2 (en) | Peripheral device interface chip cache and data synchronization method | |
PL176554B1 (pl) | Sposób przesyłania informacji między jednostką przetwarzającą systemu komputerowego, zewnętrzną pamięcią podręczną i pamięcią główną oraz system komputerowy | |
KR20020069008A (ko) | 두 개의 프로세서를 포함하는 시스템 및 컴퓨팅 장치 | |
JP4434534B2 (ja) | プロセッサ・システム | |
US5689659A (en) | Method and apparatus for bursting operand transfers during dynamic bus sizing | |
BR102013022935A2 (pt) | Dispositivo de memória flash serial de múltiplos fluxos de dados | |
JP2005536798A (ja) | メモリバスのプロトコル特性に適合するプロセッサのプリフェッチ | |
US6564272B1 (en) | Non-coherent cache buffer for read accesses to system memory | |
US6871246B2 (en) | Prefetch control in a data processing system | |
JPWO2006038258A1 (ja) | データプロセッサ | |
JP2000082010A (ja) | アドレス変換を有するデータ処理方法および装置 | |
US9003158B2 (en) | Flexible control mechanism for store gathering in a write buffer | |
US7293120B2 (en) | DMA module having plurality of first addressable locations and determining if first addressable locations are associated with originating DMA process | |
US20020188771A1 (en) | Direct memory access controller for carrying out data transfer by determining whether or not burst access can be utilized in an external bus and access control method thereof | |
JP2689920B2 (ja) | 演算処理システムに用いられるプリフェッチバッファ装置 | |
JPS6014435B2 (ja) | 記憶装置 | |
JP5270605B2 (ja) | マイクロコントローラ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130208 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130508 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130513 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20130716 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20130716 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20131011 |