JP2012004383A - 半導体集積回路装置の検査方法及び半導体集積回路装置 - Google Patents
半導体集積回路装置の検査方法及び半導体集積回路装置 Download PDFInfo
- Publication number
- JP2012004383A JP2012004383A JP2010138554A JP2010138554A JP2012004383A JP 2012004383 A JP2012004383 A JP 2012004383A JP 2010138554 A JP2010138554 A JP 2010138554A JP 2010138554 A JP2010138554 A JP 2010138554A JP 2012004383 A JP2012004383 A JP 2012004383A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- circuit layer
- wiring
- layer
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 231
- 238000000034 method Methods 0.000 title claims abstract description 47
- 238000007689 inspection Methods 0.000 claims abstract description 195
- 238000012360 testing method Methods 0.000 claims description 123
- 238000006243 chemical reaction Methods 0.000 claims description 14
- 239000010410 layer Substances 0.000 abstract description 450
- 239000011229 interlayer Substances 0.000 abstract description 17
- 230000007547 defect Effects 0.000 abstract description 4
- 238000010030 laminating Methods 0.000 abstract description 2
- 239000000758 substrate Substances 0.000 description 54
- 230000000694 effects Effects 0.000 description 14
- 238000003384 imaging method Methods 0.000 description 14
- 241000724291 Tobacco streak virus Species 0.000 description 12
- 239000012790 adhesive layer Substances 0.000 description 12
- 239000010408 film Substances 0.000 description 12
- 238000010586 diagram Methods 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 239000000523 sample Substances 0.000 description 6
- 230000009471 action Effects 0.000 description 4
- 238000005286 illumination Methods 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 238000005215 recombination Methods 0.000 description 4
- 230000006798 recombination Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 230000001678 irradiating effect Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 239000013307 optical fiber Substances 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 239000002699 waste material Substances 0.000 description 3
- 230000005856 abnormality Effects 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000000428 dust Substances 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000023077 detection of light stimulus Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000004621 scanning probe microscopy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/11—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/117—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0817—Thyristors only
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
- G01R31/308—Contactless testing using non-ionising electromagnetic radiation, e.g. optical radiation
- G01R31/311—Contactless testing using non-ionising electromagnetic radiation, e.g. optical radiation of integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06596—Structural arrangements for testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- General Engineering & Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Computer Vision & Pattern Recognition (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Semiconductor Integrated Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
【解決手段】互いに積層される集積回路層10及び20に、複数の検査用整流素子部15及び25をそれぞれ形成する。複数の検査用整流素子部15(25)は、複数の接続用端子14(24)のそれぞれと正電源配線13a(23a)及び接地配線13b(23b)との間に接続され、整流素子15a,15b(25a,25b)を含み電流により発光する。複数の接続用端子14及び24を互いに電気的に接続したのち、正電源配線13a(又は接地配線13b)と接地配線23b(又は正電源配線23a)との間にバイアス電圧を印加し、検査用整流素子部15又は25の発光に基づいて、接続用端子14及び24の接続状態を検査する。
【選択図】図1
Description
図1は、本発明に係る半導体集積回路装置の第1実施形態の構成を示す断面図である。図1に示されるように、本実施形態の半導体集積回路装置1Aは、第1の集積回路層10と第2の集積回路層20とが厚さ方向に積層されて成る。なお、本実施形態では、集積回路層10が有する半導体基板11の表面(デバイス形成面)11aと、集積回路層20が有する半導体基板21の表面(デバイス形成面)21aとが互いに対向するように、集積回路層10,20が互いに接合されている。
図7は、第2実施形態としての半導体集積回路装置1Bの構成を示す断面図である。本実施形態に係る半導体集積回路装置1Bは、集積回路層20及び30を備える。なお、本実施形態では、集積回路層30が有する半導体基板11の裏面11bと、集積回路層20が有する半導体基板21の表面21aとが互いに対向するように、集積回路層30,20が互いに接合されている。集積回路層30において、以下に述べる構成を除く他の構成は、上記実施形態の集積回路層10と同様である。
図8は、第3実施形態としての半導体集積回路装置1Cの構成を示す断面図である。本実施形態に係る半導体集積回路装置1Cは、集積回路層10、20及び40が厚さ方向に積層されて成る。なお、本実施形態では、集積回路層10及び20の各構成および接続構造は第1実施形態と同様であり、集積回路層20が有する半導体基板21の裏面21bと、集積回路層40が有する半導体基板41の表面41aとが互いに対向するように、集積回路層20,40が互いに接合されている。
図9は、第4実施形態としての半導体集積回路装置1Dの構成を示す断面図である。本実施形態に係る半導体集積回路装置1Dは、集積回路層10、50及び40が厚さ方向に積層されて成る。なお、本実施形態では、集積回路層10の構成は第1実施形態と同様であり、集積回路層40の構成は第3実施形態と同様である。本実施形態では、集積回路層10の半導体基板11の表面11aと、集積回路層50の半導体基板51の裏面51bとが互いに対向し、半導体基板51の表面51aと、集積回路層40の半導体基板41の表面41aとが互いに対向するように、集積回路層10,50及び40が互いに接合されている。
図10は、第5実施形態としての半導体集積回路装置1Eの構成を示す断面図である。本実施形態に係る半導体集積回路装置1Eは、集積回路層10A、20A、10B、及び20Bが厚さ方向に積層されて成る。本実施形態では、集積回路層10A及び20Aそれぞれの構成及び互いの接合構造は、第1実施形態の集積回路層10及び20と同様である。また、集積回路層10B及び20Bそれぞれの構成及び互いの接合構造は、下記の点を除いて第1実施形態の集積回路層10及び20と同様である。
図11は、第6実施形態としての半導体集積回路装置1Fの構成を示す断面図である。本実施形態に係る半導体集積回路装置1Fは、集積回路層10C及び20Cが厚さ方向に積層されて成る。本実施形態において、集積回路層10C及び20Cそれぞれの構成及び互いの接合構造は、下記の点を除いて第1実施形態の集積回路層10及び20それぞれの構成と同様である。
図12は、第7実施形態としての半導体集積回路装置1Gの構成を示す断面図である。本実施形態に係る半導体集積回路装置1Gは、集積回路層20D及び30Dが厚さ方向に積層されて成る。本実施形態において、集積回路層20D及び30Dそれぞれの構成及び互いの接合構造は、下記の点を除いて第1変形例の集積回路層20及び30それぞれの構成と同様である。
図13は、第8実施形態としての電源配線及び接地配線の構成を示す図である。図13に示されるように、本実施形態では、複数の検査用整流素子部65にバイアス電圧を印加するために、一つの集積回路層60につき少なくとも2系統(本実施形態では2系統)の電源配線63a及び63bが設けられている。また、集積回路層60の複数の接続用端子64は、互いに直交する二方向に沿って二次元状に配列されている。なお、図13には、別の集積回路層の検査用整流素子部66及び接地配線67が併せて示されている。
本実施形態のように電源配線を構成することによって、上記一部の接続用端子64に接続された検査用整流素子部65からの発光と、残りの接続用端子64に接続された検査用整流素子部65からの発光とを分けて観察することができる。隣り合う接続用端子64同士の短絡がなければ、各検査用整流素子部65は対応する電源配線63a又は63bからバイアス電圧が印加されたときのみ発光するが、隣り合う接続用端子64同士が短絡している場合には、当該検査用整流素子部65は電源配線63a及び63bの何れにバイアス電圧を印加しても発光する。この発光を観察することによって、隣り合う接続用端子64同士が短絡していることを検出することができる。
図14は、第9実施形態としての電圧印加部68の構成を示す図である。電圧印加部68は、図1に示された集積回路層20の正電源配線23aと集積回路層10の接地配線13bとの間(もしくは、正電源配線13aと接地配線23bとの間)に接続される。この電圧印加部68は、一つ以上の光電変換素子(ダイオード)68aを含む。図14に示される例では、2つの光電変換素子68aが直列に接続されている。光電変換素子68aのアノード側は正電源配線23a(又は正電源配線13a)と接続され、光電変換素子68aのカソード側は接地配線13b(又は接地配線23b)と接続される。光電変換素子68aは、半導体集積回路装置1Aの外部からのエネルギー入力(光入力)によって、検査用のバイアス電圧を発生する。
図15は、第10実施形態としての検査装置100Aの構成を示す図である。この検査装置100Aは、上述した第1実施形態ないし第9実施形態に係る半導体集積回路装置(図中には第1実施形態に係る半導体集積回路装置1Aを代表して示す)の検査方法を好適に実施するための装置である。
図16は、第11実施形態としての検査装置100Bの構成を示す図である。この検査装置100Bは、上述した第1実施形態ないし第9実施形態に係る半導体集積回路装置の検査方法を好適に実施するための装置である。
Claims (14)
- 表面及び裏面を有する支持層と、該支持層の前記表面に形成された半導体素子群及び配線とを各々有する複数の集積回路層が厚さ方向に積層されて成る半導体集積回路装置を検査する方法であって、
一の前記集積回路層を作製する際に、別の前記集積回路層に電気的に接続される為の複数の接続用端子のそれぞれと前記配線との間に接続され、整流素子を含み電流により発光する複数の第1の検査用整流素子部を前記表面に形成し、
前記別の集積回路層を作製する際に、前記一の集積回路層に電気的に接続される為の複数の接続用端子のそれぞれと前記配線との間に接続され、整流素子を含み電流により発光する複数の第2の検査用整流素子部を前記表面に形成し、
前記一の集積回路層と前記別の集積回路層とを互いに積層する際に、該別の集積回路層の前記表面と前記一の集積回路層とを対向させ、
前記一の集積回路層の前記複数の接続用端子と前記別の集積回路層の前記複数の接続用端子とを互いに電気的に接続したのち、前記一の前記集積回路層の前記配線と前記別の前記集積回路層の前記配線とを介して前記第1及び第2の検査用整流素子部にバイアス電圧を印加し、
前記別の集積回路層の前記裏面側において観察される前記第1及び第2の検査用整流素子部のうち少なくとも一方の発光に基づいて、前記一の集積回路層の前記複数の接続用端子と前記別の集積回路層の前記複数の接続用端子との接続状態を検査する
ことを特徴とする、半導体集積回路装置の検査方法。 - 前記第1及び第2の検査用整流素子部が、前記整流素子と直列に接続された発光素子を更に含むことを特徴とする、請求項1に記載の半導体集積回路装置の検査方法。
- 前記第1及び第2の検査用整流素子部の前記整流素子が電流により発光することを特徴とする、請求項1に記載の半導体集積回路装置の検査方法。
- 前記一の集積回路層及び前記別の集積回路層の少なくとも一方に、当該半導体集積回路装置の外部からのエネルギー入力によって前記バイアス電圧を発生する電圧印加部を更に形成することを特徴とする、請求項1〜3のいずれか一項に記載の半導体集積回路装置の検査方法。
- 前記電圧印加部は、当該半導体集積回路装置の外部から照射される光によって起電力を発生する光電変換素子を含むことを特徴とする、請求項4に記載の半導体集積回路装置の検査方法。
- 前記一の集積回路層の前記配線が、前記半導体素子群に電源電圧を供給する為に前記支持層の前記表面上に形成された正電源配線及び接地配線のうち一方の配線であり、
前記別の集積回路層の前記配線が、前記半導体素子群に電源電圧を供給する為に前記支持層の前記表面上に形成された正電源配線及び接地配線のうち他方の配線であり、
前記一の集積回路層を作製する際に、前記複数の第1の検査用整流素子部の前記整流素子を前記一方の配線に対して逆方向に接続し、
前記別の集積回路層を作製する際に、前記複数の第2の検査用整流素子部の前記整流素子を前記他方の配線に対して逆方向に接続する
ことを特徴とする、請求項1〜5のいずれか一項に記載の半導体集積回路装置の検査方法。 - 前記複数の集積回路層の前記配線が、前記半導体素子群から独立して検査用に設けられたものであることを特徴とする、請求項1〜5のいずれか一項に記載の半導体集積回路装置の検査方法。
- 表面及び裏面を有する支持層と、該支持層の前記表面に形成された半導体素子群及び配線とを各々有する複数の集積回路層が厚さ方向に積層されて成る半導体集積回路装置であって、
一の前記集積回路層が、
別の前記集積回路層に電気的に接続される為の複数の接続用端子と、
前記表面に形成され、前記複数の接続用端子のそれぞれと前記配線との間に接続され、整流素子を含み電流により発光する複数の第1の検査用整流素子部とを有し、
前記別の集積回路層が、
前記一の集積回路層に電気的に接続される為の複数の接続用端子と、
前記表面に形成され、前記複数の接続用端子のそれぞれと前記配線との間に接続され、整流素子を含み電流により発光する複数の第2の検査用整流素子部とを有し、
前記別の集積回路層の前記表面と前記一の集積回路層とが互いに対向しており、
前記一の集積回路層の前記複数の接続用端子と前記別の集積回路層の前記複数の接続用端子とが互いに電気的に接続されており、
前記一の前記集積回路層の前記配線と前記別の前記集積回路層の前記配線とを介して前記第1及び第2の検査用整流素子部にバイアス電圧を印加する電圧印加部を更に備える
ことを特徴とする、半導体集積回路装置。 - 前記第1及び第2の検査用整流素子部が、前記整流素子と直列に接続された発光素子を更に含むことを特徴とする、請求項8に記載の半導体集積回路装置。
- 前記第1及び第2の検査用整流素子部の前記整流素子が電流により発光することを特徴とする、請求項8に記載の半導体集積回路装置。
- 前記電圧印加部は、一の集積回路層及び前記別の集積回路層の少なくとも一方に設けられ、当該半導体集積回路装置の外部からのエネルギー入力によって前記バイアス電圧を発生することを特徴とする、請求項8〜10のいずれか一項に記載の半導体集積回路装置。
- 前記電圧印加部は、当該半導体集積回路装置の外部から照射される光によって起電力を発生する光電変換素子を含むことを特徴とする、請求項11に記載の半導体集積回路装置。
- 前記一の集積回路層の前記配線が、前記半導体素子群に電源電圧を供給する為に前記支持層の前記表面上に形成された正電源配線及び接地配線のうち一方の配線であり、
前記別の集積回路層の前記配線が、前記半導体素子群に電源電圧を供給する為に前記支持層の前記表面上に形成された正電源配線及び接地配線のうち他方の配線であり、
前記複数の第1の検査用整流素子部の前記整流素子が前記一方の配線に対して逆方向に接続されており、
前記複数の第2の検査用整流素子部の前記整流素子が前記他方の配線に対して逆方向に接続されている
ことを特徴とする、請求項8〜12のいずれか一項に記載の半導体集積回路装置。 - 前記複数の集積回路層の前記配線が、前記半導体素子群から独立して検査用に設けられたものであることを特徴とする、請求項8〜12のいずれか一項に記載の半導体集積回路装置。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010138554A JP5399982B2 (ja) | 2010-06-17 | 2010-06-17 | 半導体集積回路装置の検査方法及び半導体集積回路装置 |
EP11795708.4A EP2584600A4 (en) | 2010-06-17 | 2011-06-13 | INSPECTION PROCEDURE FOR INTEGRATED SEMICONDUCTOR SWITCHES AND INTEGRATED SEMICONDUCTOR SWITCHING DEVICE |
KR1020127026320A KR101878993B1 (ko) | 2010-06-17 | 2011-06-13 | 반도체 집적 회로 장치의 검사 방법 및 반도체 집적 회로 장치 |
CN201180029738.5A CN102947926B (zh) | 2010-06-17 | 2011-06-13 | 半导体集成电路装置的检查方法及半导体集成电路装置 |
US13/704,042 US20130082260A1 (en) | 2010-06-17 | 2011-06-13 | Semiconductor integrated circuit device inspection method and semiconductor integrated circuit device |
PCT/JP2011/063528 WO2011158803A1 (ja) | 2010-06-17 | 2011-06-13 | 半導体集積回路装置の検査方法及び半導体集積回路装置 |
TW100121092A TW201216392A (en) | 2010-06-17 | 2011-06-16 | Semiconductor integrated circuit device inspection method and semiconductor integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010138554A JP5399982B2 (ja) | 2010-06-17 | 2010-06-17 | 半導体集積回路装置の検査方法及び半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2012004383A true JP2012004383A (ja) | 2012-01-05 |
JP5399982B2 JP5399982B2 (ja) | 2014-01-29 |
Family
ID=45348202
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010138554A Expired - Fee Related JP5399982B2 (ja) | 2010-06-17 | 2010-06-17 | 半導体集積回路装置の検査方法及び半導体集積回路装置 |
Country Status (7)
Country | Link |
---|---|
US (1) | US20130082260A1 (ja) |
EP (1) | EP2584600A4 (ja) |
JP (1) | JP5399982B2 (ja) |
KR (1) | KR101878993B1 (ja) |
CN (1) | CN102947926B (ja) |
TW (1) | TW201216392A (ja) |
WO (1) | WO2011158803A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015023091A (ja) * | 2013-07-17 | 2015-02-02 | 信越半導体株式会社 | 半導体素子の評価方法及び半導体素子の評価装置 |
JP2015176958A (ja) * | 2014-03-14 | 2015-10-05 | 株式会社東芝 | 半導体装置及びその製造方法 |
KR20160066120A (ko) * | 2014-12-01 | 2016-06-10 | 삼성전자주식회사 | 적층 구조를 갖는 반도체 소자 및 그 제조방법 |
JP2018037687A (ja) * | 2017-11-28 | 2018-03-08 | 東芝メモリ株式会社 | 半導体装置及びその製造方法 |
US10229948B2 (en) | 2012-09-28 | 2019-03-12 | Canon Kabushiki Kaisha | Semiconductor apparatus |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101949503B1 (ko) * | 2012-04-18 | 2019-02-18 | 에스케이하이닉스 주식회사 | 적층형 반도체 장치, 그 제조 방법 및 테스트 방법 |
KR102345675B1 (ko) * | 2015-07-13 | 2021-12-31 | 에스케이하이닉스 주식회사 | 스위치드-커패시터 디시-디시 컨버터 및 그 제조방법 |
CN109196647B (zh) * | 2016-03-31 | 2023-08-22 | 株式会社尼康 | 摄像元件以及摄像装置 |
US10431614B2 (en) * | 2017-02-01 | 2019-10-01 | Semiconductor Components Industries, Llc | Edge seals for semiconductor packages |
US11088038B2 (en) | 2018-10-26 | 2021-08-10 | Samsung Electronics Co., Ltd. | Semiconductor package including test pad |
KR102611983B1 (ko) * | 2018-10-29 | 2023-12-08 | 삼성전자주식회사 | 배선 회로 테스트 장치 및 방법 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02144867A (ja) * | 1988-11-24 | 1990-06-04 | Nec Corp | 不完全実装判別用接点付きパッケージ |
JP2003021666A (ja) * | 2001-07-09 | 2003-01-24 | Matsushita Electric Ind Co Ltd | マルチチップモジュール及びその接続テスト方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61203656A (ja) * | 1985-03-06 | 1986-09-09 | Nec Corp | 集積回路ケ−ス |
JPH01301188A (ja) * | 1988-05-30 | 1989-12-05 | Sony Corp | 半導体装置の検査方法 |
GB2249428A (en) * | 1988-08-11 | 1992-05-06 | Plessey Co Plc | Connections for led arrays |
US5198963A (en) * | 1991-11-21 | 1993-03-30 | Motorola, Inc. | Multiple integrated circuit module which simplifies handling and testing |
JP3939057B2 (ja) | 1999-11-04 | 2007-06-27 | ローム株式会社 | 半導体装置 |
JP4190748B2 (ja) | 2001-06-27 | 2008-12-03 | 株式会社ルネサステクノロジ | 半導体不良解析用のcadツール及び半導体不良解析方法 |
JP2004281633A (ja) | 2003-03-14 | 2004-10-07 | Olympus Corp | 積層モジュール |
JP4419049B2 (ja) | 2003-04-21 | 2010-02-24 | エルピーダメモリ株式会社 | メモリモジュール及びメモリシステム |
KR100961483B1 (ko) * | 2004-06-30 | 2010-06-08 | 서울옵토디바이스주식회사 | 다수의 셀이 결합된 발광 소자 및 이의 제조 방법 및 이를이용한 발광 장치 |
WO2007013386A1 (ja) * | 2005-07-26 | 2007-02-01 | Matsushita Electric Industrial Co., Ltd. | 半導体装置の検査方法、半導体装置、半導体集積回路、半導体集積回路のテスト方法およびテスト装置 |
US7598523B2 (en) * | 2007-03-19 | 2009-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Test structures for stacking dies having through-silicon vias |
KR100997272B1 (ko) * | 2008-07-17 | 2010-11-29 | 주식회사 동부하이텍 | 반도체칩 및 반도체칩 적층 패키지 |
TW201129228A (en) * | 2010-02-09 | 2011-08-16 | Everlight Electronics Co Ltd | Light emitting diode lighting apparatus |
-
2010
- 2010-06-17 JP JP2010138554A patent/JP5399982B2/ja not_active Expired - Fee Related
-
2011
- 2011-06-13 EP EP11795708.4A patent/EP2584600A4/en not_active Withdrawn
- 2011-06-13 WO PCT/JP2011/063528 patent/WO2011158803A1/ja active Application Filing
- 2011-06-13 CN CN201180029738.5A patent/CN102947926B/zh not_active Expired - Fee Related
- 2011-06-13 KR KR1020127026320A patent/KR101878993B1/ko active IP Right Grant
- 2011-06-13 US US13/704,042 patent/US20130082260A1/en not_active Abandoned
- 2011-06-16 TW TW100121092A patent/TW201216392A/zh unknown
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02144867A (ja) * | 1988-11-24 | 1990-06-04 | Nec Corp | 不完全実装判別用接点付きパッケージ |
JP2003021666A (ja) * | 2001-07-09 | 2003-01-24 | Matsushita Electric Ind Co Ltd | マルチチップモジュール及びその接続テスト方法 |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10229948B2 (en) | 2012-09-28 | 2019-03-12 | Canon Kabushiki Kaisha | Semiconductor apparatus |
JP2015023091A (ja) * | 2013-07-17 | 2015-02-02 | 信越半導体株式会社 | 半導体素子の評価方法及び半導体素子の評価装置 |
JP2015176958A (ja) * | 2014-03-14 | 2015-10-05 | 株式会社東芝 | 半導体装置及びその製造方法 |
US9721935B2 (en) | 2014-03-14 | 2017-08-01 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US10128223B2 (en) | 2014-03-14 | 2018-11-13 | Toshiba Memory Corporation | Semiconductor device and manufacturing method thereof |
KR20160066120A (ko) * | 2014-12-01 | 2016-06-10 | 삼성전자주식회사 | 적층 구조를 갖는 반도체 소자 및 그 제조방법 |
KR102360381B1 (ko) * | 2014-12-01 | 2022-02-11 | 삼성전자주식회사 | 적층 구조를 갖는 반도체 소자 및 그 제조방법 |
JP2018037687A (ja) * | 2017-11-28 | 2018-03-08 | 東芝メモリ株式会社 | 半導体装置及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN102947926B (zh) | 2015-09-23 |
EP2584600A1 (en) | 2013-04-24 |
US20130082260A1 (en) | 2013-04-04 |
KR20130083824A (ko) | 2013-07-23 |
KR101878993B1 (ko) | 2018-07-16 |
EP2584600A4 (en) | 2016-05-18 |
JP5399982B2 (ja) | 2014-01-29 |
WO2011158803A1 (ja) | 2011-12-22 |
TW201216392A (en) | 2012-04-16 |
CN102947926A (zh) | 2013-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5399982B2 (ja) | 半導体集積回路装置の検査方法及び半導体集積回路装置 | |
JP5349410B2 (ja) | 半導体集積回路装置の検査方法及び半導体集積回路装置 | |
TWI227532B (en) | Device and method for nondestructive inspection on semiconductor device | |
Kagawa et al. | The scaling of Cu-Cu hybrid bonding for high density 3D chip stacking | |
CN111123075B (zh) | 封装器件的失效分析方法 | |
Jacobs et al. | Optical beam-based defect localization methodologies for open and short failures in micrometer-scale 3-D TSV interconnects | |
US8872348B2 (en) | Stack type semiconductor device | |
US9229052B2 (en) | Stack including inspection circuit, inspection method and inspection apparatus | |
CN112385025B (zh) | 层叠型半导体装置及用于其的多个芯片 | |
US8378701B2 (en) | Non-contact determination of joint integrity between a TSV die and a package substrate | |
US6177989B1 (en) | Laser induced current for semiconductor defect detection | |
CN112018084B (zh) | 半导体测试结构及半导体器件的失效分析方法 | |
KR101320934B1 (ko) | 반도체 디바이스 및 그 제작 방법 | |
WO2018079657A1 (ja) | 太陽電池の検査方法および検査装置、太陽電池の製造方法および太陽電池モジュールの製造方法、ならびに検査用プログラムおよび記憶媒体 | |
JP3997408B2 (ja) | 半導体集積回路装置の保護膜の評価方法 | |
CN105023897B (zh) | 对预制的封装结构进行钻孔的方法及钻孔装置 | |
Sun et al. | PEM/OBIRCH in failure localization of flip-chip | |
EP3926673A1 (en) | Semiconductor device with repair bumps with walls of a hard material biting into parent bumps with walls of a soft material | |
Jacobs et al. | Fault isolation approaches for nanoscale TSV interconnects in 3D heterogenous integration | |
Re | Through silicon vias production | |
JPH041560A (ja) | 半導体装置の破壊個所解析装置 | |
JP2011029364A (ja) | 電子素子の検査装置および検査方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130530 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130813 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131004 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131022 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131024 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5399982 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |