JP2009534785A5 - - Google Patents

Download PDF

Info

Publication number
JP2009534785A5
JP2009534785A5 JP2009507905A JP2009507905A JP2009534785A5 JP 2009534785 A5 JP2009534785 A5 JP 2009534785A5 JP 2009507905 A JP2009507905 A JP 2009507905A JP 2009507905 A JP2009507905 A JP 2009507905A JP 2009534785 A5 JP2009534785 A5 JP 2009534785A5
Authority
JP
Japan
Prior art keywords
strobe signal
controller
data
data strobe
polarity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009507905A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009534785A (ja
JP5226669B2 (ja
Filing date
Publication date
Priority claimed from US11/379,910 external-priority patent/US7345926B2/en
Priority claimed from US11/379,895 external-priority patent/US7366028B2/en
Priority claimed from US11/424,581 external-priority patent/US7366029B2/en
Priority claimed from US11/424,573 external-priority patent/US7525855B2/en
Priority claimed from US11/458,422 external-priority patent/US7499369B2/en
Priority claimed from US11/458,431 external-priority patent/US7499339B2/en
Application filed filed Critical
Priority claimed from PCT/US2007/067090 external-priority patent/WO2007127678A2/en
Publication of JP2009534785A publication Critical patent/JP2009534785A/ja
Publication of JP2009534785A5 publication Critical patent/JP2009534785A5/ja
Publication of JP5226669B2 publication Critical patent/JP5226669B2/ja
Application granted granted Critical
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009507905A 2006-04-24 2007-04-20 高効率フラッシュメモリデータ転送 Active JP5226669B2 (ja)

Applications Claiming Priority (13)

Application Number Priority Date Filing Date Title
US11/379,910 US7345926B2 (en) 2006-04-24 2006-04-24 High-performance flash memory data transfer
US11/379,895 US7366028B2 (en) 2006-04-24 2006-04-24 Method of high-performance flash memory data transfer
US11/379,910 2006-04-24
US11/379,895 2006-04-24
US11/424,573 US7525855B2 (en) 2006-04-24 2006-06-16 Method of high-performance flash memory data transfer
US11/424,573 2006-06-16
US11/424,581 US7366029B2 (en) 2006-04-24 2006-06-16 High-performance flash memory data transfer
US11/424,581 2006-06-16
US11/458,422 2006-07-19
US11/458,422 US7499369B2 (en) 2006-07-19 2006-07-19 Method of high-performance flash memory data transfer
US11/458,431 2006-07-19
US11/458,431 US7499339B2 (en) 2006-07-19 2006-07-19 High-performance flash memory data transfer
PCT/US2007/067090 WO2007127678A2 (en) 2006-04-24 2007-04-20 High-performance flash memory data transfer

Publications (3)

Publication Number Publication Date
JP2009534785A JP2009534785A (ja) 2009-09-24
JP2009534785A5 true JP2009534785A5 (enExample) 2010-06-03
JP5226669B2 JP5226669B2 (ja) 2013-07-03

Family

ID=38627002

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009507905A Active JP5226669B2 (ja) 2006-04-24 2007-04-20 高効率フラッシュメモリデータ転送

Country Status (6)

Country Link
EP (1) EP2011122A2 (enExample)
JP (1) JP5226669B2 (enExample)
KR (1) KR101458381B1 (enExample)
CN (1) CN101479804B (enExample)
TW (1) TWI486964B (enExample)
WO (1) WO2007127678A2 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5106219B2 (ja) 2008-03-19 2012-12-26 株式会社東芝 メモリデバイス、ホストデバイス、メモリシステム、メモリデバイスの制御方法、ホストデバイスの制御方法、およびメモリシステムの制御方法
KR101087195B1 (ko) * 2008-05-26 2011-11-29 주식회사 하이닉스반도체 불휘발성 메모리 장치
JP5562329B2 (ja) * 2008-07-01 2014-07-30 エルエスアイ コーポレーション フラッシュ・メモリ・コントローラとフラッシュ・メモリ・アレイの間でインタフェースをとるための方法および装置
JP5266589B2 (ja) * 2009-05-14 2013-08-21 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置
JP5449032B2 (ja) * 2009-05-28 2014-03-19 パナソニック株式会社 メモリシステム
JP2011058847A (ja) * 2009-09-07 2011-03-24 Renesas Electronics Corp 半導体集積回路装置
WO2011106056A1 (en) * 2010-02-23 2011-09-01 Rambus Inc. Methods and circuits for dynamically scaling dram power and performance
US8422315B2 (en) * 2010-07-06 2013-04-16 Winbond Electronics Corp. Memory chips and memory devices using the same
JP2012198965A (ja) * 2011-03-22 2012-10-18 Toshiba Corp 不揮発性半導体記憶装置
US9053066B2 (en) * 2012-03-30 2015-06-09 Sandisk Technologies Inc. NAND flash memory interface
KR102130171B1 (ko) * 2014-01-13 2020-07-03 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템
US9385721B1 (en) 2015-01-14 2016-07-05 Sandisk Technologies Llc Bulk driven low swing driver
US9792994B1 (en) 2016-09-28 2017-10-17 Sandisk Technologies Llc Bulk modulation scheme to reduce I/O pin capacitance
JP6894459B2 (ja) * 2019-02-25 2021-06-30 華邦電子股▲ふん▼有限公司Ｗｉｎｂｏｎｄ Ｅｌｅｃｔｒｏｎｉｃｓ Ｃｏｒｐ． 疑似スタティックランダムアクセスメモリとその動作方法
JP7714432B2 (ja) * 2021-07-21 2025-07-29 キオクシア株式会社 半導体記憶装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5696917A (en) * 1994-06-03 1997-12-09 Intel Corporation Method and apparatus for performing burst read operations in an asynchronous nonvolatile memory
KR100252057B1 (ko) * 1997-12-30 2000-05-01 윤종용 단일 및 이중 데이터 율 겸용 반도체 메모리 장치
JP2000067577A (ja) * 1998-06-10 2000-03-03 Mitsubishi Electric Corp 同期型半導体記憶装置
JP3416083B2 (ja) * 1999-08-31 2003-06-16 株式会社日立製作所 半導体装置
US6466491B2 (en) * 2000-05-19 2002-10-15 Fujitsu Limited Memory system and memory controller with reliable data latch operation
TWI228259B (en) * 2000-05-22 2005-02-21 Samsung Electronics Co Ltd Method and circuit for inputting and outputting data, and system using semiconductor memory device including the same
JP2002007200A (ja) * 2000-06-16 2002-01-11 Nec Corp メモリ制御装置及び動作切替方法並びにインターフェース装置、半導体集積チップ、記録媒体
US7370168B2 (en) * 2003-04-25 2008-05-06 Renesas Technology Corp. Memory card conforming to a multiple operation standards
US6961269B2 (en) * 2003-06-24 2005-11-01 Micron Technology, Inc. Memory device having data paths with multiple speeds
KR100521049B1 (ko) * 2003-12-30 2005-10-11 주식회사 하이닉스반도체 더블 데이터 레이트 싱크로너스 디램의 쓰기 회로
DE102004026808B4 (de) * 2004-06-02 2007-06-06 Infineon Technologies Ag Abwärtskompatibler Speicherbaustein
KR100546418B1 (ko) * 2004-07-27 2006-01-26 삼성전자주식회사 데이터 출력시 ｄｄｒ 동작을 수행하는 비휘발성 메모리장치 및 데이터 출력 방법

Similar Documents

Publication Publication Date Title
JP2009534785A5 (enExample)
US20250157504A1 (en) Memory device, memory system, and operation method of memory device
KR101626084B1 (ko) 멀티 칩 메모리 시스템 및 그것의 데이터 전송 방법
KR102145401B1 (ko) 메모리 동작 파라미터에 대한 다수의 파라미터 코드를 저장 및 기록하기 위한 방법 및 장치
US8438356B2 (en) Flash memory controller
EP3846170B1 (en) Storage device and operating method thereof
US8082435B2 (en) Memory device initiate and terminate boot commands
JP2011507140A5 (enExample)
CN110782938B (zh) 非易失性存储器装置、操作方法及存储器控制器操作方法
KR20090026267A (ko) 고성능 플래시 메모리 데이터 전송
TW200910371A (en) NAND interface
JP6812060B2 (ja) メモリ装置の低電力状態の終了のための装置及び方法
US20150085583A1 (en) Nonvolatile memory apparatus, program method thereof, and data processing system using the same
US20190220220A1 (en) Data storage device, operating method thereof and nonvolatile memory device
US20180299935A1 (en) Memory device and data storage device including the same
TWI689931B (zh) 記憶體裝置與其讀取方法、時序信號產生電路
US10754768B2 (en) Memory system using descriptor lookup tables to access setting information for a non-volatile memory, and an operating method thereof
US8489780B2 (en) Power saving in NAND flash memory
US7437499B2 (en) Dividing a flash memory operation into phases
CN101047029B (zh) 半导体存储器件和数据发送/接收系统
KR20150050879A (ko) 반도체 메모리 장치, 메모리 시스템 및 그 동작 방법
KR102655360B1 (ko) 컨트롤러, 데이터 저장 장치 및 그것의 동작 방법
KR20190102779A (ko) 불휘발성 메모리 장치, 이를 포함하는 데이터 저장 장치 및 그것의 동작 방법
US8166228B2 (en) Non-volatile memory system and method for reading and storing sub-data during partially overlapping periods
KR20190070092A (ko) 메모리 시스템 및 그것의 동작 방법