JP2009503749A5 - - Google Patents

Download PDF

Info

Publication number
JP2009503749A5
JP2009503749A5 JP2008525222A JP2008525222A JP2009503749A5 JP 2009503749 A5 JP2009503749 A5 JP 2009503749A5 JP 2008525222 A JP2008525222 A JP 2008525222A JP 2008525222 A JP2008525222 A JP 2008525222A JP 2009503749 A5 JP2009503749 A5 JP 2009503749A5
Authority
JP
Japan
Prior art keywords
circuit
trigger condition
replicated portion
states
triggering signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008525222A
Other languages
English (en)
Japanese (ja)
Other versions
JP5039698B2 (ja
JP2009503749A (ja
Filing date
Publication date
Priority claimed from US11/195,180 external-priority patent/US7398445B2/en
Application filed filed Critical
Publication of JP2009503749A publication Critical patent/JP2009503749A/ja
Publication of JP2009503749A5 publication Critical patent/JP2009503749A5/ja
Application granted granted Critical
Publication of JP5039698B2 publication Critical patent/JP5039698B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008525222A 2005-08-02 2006-08-02 複製されたロジックを使用するデバッグ及びテスト方法並びにシステム Active JP5039698B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/195,180 2005-08-02
US11/195,180 US7398445B2 (en) 2002-08-09 2005-08-02 Method and system for debug and test using replicated logic
PCT/US2006/030417 WO2007016699A2 (en) 2005-08-02 2006-08-02 Method and system for debug and test using replicated logic

Publications (3)

Publication Number Publication Date
JP2009503749A JP2009503749A (ja) 2009-01-29
JP2009503749A5 true JP2009503749A5 (enExample) 2009-08-27
JP5039698B2 JP5039698B2 (ja) 2012-10-03

Family

ID=37488031

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008525222A Active JP5039698B2 (ja) 2005-08-02 2006-08-02 複製されたロジックを使用するデバッグ及びテスト方法並びにシステム

Country Status (6)

Country Link
US (1) US7398445B2 (enExample)
EP (1) EP1913410B1 (enExample)
JP (1) JP5039698B2 (enExample)
AT (1) ATE469359T1 (enExample)
DE (1) DE602006014549D1 (enExample)
WO (1) WO2007016699A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7222315B2 (en) * 2000-11-28 2007-05-22 Synplicity, Inc. Hardware-based HDL code coverage and design analysis
US6904576B2 (en) * 2002-08-09 2005-06-07 Synplicity, Inc. Method and system for debugging using replicated logic
US7213216B2 (en) * 2002-08-09 2007-05-01 Synplicity, Inc. Method and system for debugging using replicated logic and trigger logic
US8756557B2 (en) * 2007-05-09 2014-06-17 Synopsys, Inc. Techniques for use with automated circuit design and simulations
US7908574B2 (en) * 2007-05-09 2011-03-15 Synopsys, Inc. Techniques for use with automated circuit design and simulations
US7904859B2 (en) * 2007-05-09 2011-03-08 Synopsys, Inc. Method and apparatus for determining a phase relationship between asynchronous clock signals
US7984400B2 (en) * 2007-05-09 2011-07-19 Synopsys, Inc. Techniques for use with automated circuit design and simulations
US8397195B2 (en) * 2010-01-22 2013-03-12 Synopsys, Inc. Method and system for packet switch based logic replication
US8638792B2 (en) * 2010-01-22 2014-01-28 Synopsys, Inc. Packet switch based logic replication
US8788987B2 (en) * 2010-06-23 2014-07-22 Tabula, Inc. Rescaling
US9495492B1 (en) * 2015-01-05 2016-11-15 Cadence Design Systems, Inc. Implementing synchronous triggers for waveform capture in an FPGA prototyping system

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0358365B1 (en) * 1988-09-07 1998-10-21 Texas Instruments Incorporated Testing buffer/register
US5056094A (en) * 1989-06-09 1991-10-08 Texas Instruments Incorporated Delay fault testing method and apparatus
US5272390A (en) * 1991-09-23 1993-12-21 Digital Equipment Corporation Method and apparatus for clock skew reduction through absolute delay regulation
US5452239A (en) * 1993-01-29 1995-09-19 Quickturn Design Systems, Inc. Method of removing gated clocks from the clock nets of a netlist for timing sensitive implementation of the netlist in a hardware emulation system
US5706473A (en) * 1995-03-31 1998-01-06 Synopsys, Inc. Computer model of a finite state machine having inputs, outputs, delayed inputs and delayed outputs
US5761488A (en) * 1996-06-13 1998-06-02 International Business Machines Corporation Logic translation method for increasing simulation emulation efficiency
JPH10177590A (ja) * 1996-12-18 1998-06-30 Toshiba Corp 論理回路モデルのデバッグ装置およびデバッグ方法
US5923676A (en) * 1996-12-20 1999-07-13 Logic Vision, Inc. Bist architecture for measurement of integrated circuit delays
US6286114B1 (en) * 1997-10-27 2001-09-04 Altera Corporation Enhanced embedded logic analyzer
US6286128B1 (en) * 1998-02-11 2001-09-04 Monterey Design Systems, Inc. Method for design optimization using logical and physical information
BR9914200A (pt) * 1998-09-30 2002-01-22 Cadence Design Systems Inc Métodos para projetar um sistema de circuito, para expandir uma metodologia existente para avaliar a viabilidade de um projeto de circuito, para realizar uma avaliação de viabilidade para um projeto de circuito, para refinar uma primeira regra de decisão para um projeto de circuito, para formar uma segunda regra de decisão para um projeto de circuito, para organizar os dados de experiência de um projetista relativos a uma pluralidade de blocos de circuito pré-projetados, para aumentar a eficiência de distribuição de lógica de cola e para distribuir uma pluralidade de elementos lógicos de cola entre os blocos de projeto e distribuir lógica de cola para execução em um esquema de projeto de dispositivo de circuito integrado, para converter uma interface especìfica de um bloco de circuito, para selecionar um coletor de circuito, para projetar um dispositivo que incorpora o projeto e habilitar um teste do dispositivo, para verificar o correto funcionamento de um projeto de circuito e para desenvolver uma bancada de teste de nìvel comportamental, interface de colar e sistema de interface
US6519754B1 (en) * 1999-05-17 2003-02-11 Synplicity, Inc. Methods and apparatuses for designing integrated circuits
US6438735B1 (en) * 1999-05-17 2002-08-20 Synplicity, Inc. Methods and apparatuses for designing integrated circuits
US7065481B2 (en) * 1999-11-30 2006-06-20 Synplicity, Inc. Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer
US6551227B1 (en) * 1999-12-08 2003-04-22 Heidelberger Druckmaschinen Ag Device for seizing of flat material on a transporting surface
DE10030349A1 (de) 2000-06-20 2002-01-10 Kuratorium Offis E V Verfahren zum Analysieren der Verlustleistung bzw. der Energieaufnahme einer elektrischen Schaltung bzw. eines elektrischen Bauelementes
US6516449B2 (en) * 2001-04-02 2003-02-04 Sun Microsystems, Inc. Methodology to create integrated circuit designs by replication maintaining isomorphic input output and fault behavior
US6580299B2 (en) * 2001-04-05 2003-06-17 Parthus Ireland Limited Digital circuit for, and a method of, synthesizing an input signal
JP2003099495A (ja) * 2001-09-25 2003-04-04 Fujitsu Ltd 集積回路の設計システム、集積回路の設計方法およびプログラム
US6687882B1 (en) * 2002-01-31 2004-02-03 Synplicity, Inc. Methods and apparatuses for non-equivalence checking of circuits with subspace
US6904576B2 (en) * 2002-08-09 2005-06-07 Synplicity, Inc. Method and system for debugging using replicated logic
US7266489B2 (en) * 2003-04-28 2007-09-04 International Business Machines Corporation Method, system and program product for determining a configuration of a digital design by reference to an invertible configuration database
US7055117B2 (en) * 2003-12-29 2006-05-30 Agere Systems, Inc. System and method for debugging system-on-chips using single or n-cycle stepping

Similar Documents

Publication Publication Date Title
JP2008544337A5 (enExample)
US7606089B2 (en) Data strobe signal generator for generating data strobe signal based on adjustable preamble value and semiconductor memory device with the same
JP2009503749A5 (enExample)
JP2010531001A5 (enExample)
JP2010531000A5 (enExample)
JP2004511026A5 (enExample)
WO2006115812A3 (en) Method and system for debugging using replicated logic and trigger logic
US10410696B2 (en) Methods and apparatuses for command shifter reduction
JP2009527861A5 (enExample)
WO2008140790A3 (en) Recording of emulation states using replicated memory elements
JP2009510568A5 (enExample)
WO2008112207A3 (en) Software programmable timing architecture
JP2008226423A5 (enExample)
JP2008071477A5 (enExample)
JP2006145527A5 (enExample)
WO2007016699A3 (en) Method and system for debug and test using replicated logic
JP2008004218A5 (enExample)
JP2010231610A5 (enExample)
US20130279271A1 (en) Pipe register circuit and semiconductor memory apparatus having the same
WO2006064462A3 (en) Programmable signal processing circuit and method of interleaving
TW200717520A (en) Semiconductor memory device
JP2009217926A5 (enExample)
WO2009037769A1 (ja) 半導体集積回路装置および半導体集積回路装置の試験方法
TWI569143B (zh) Can quickly clear the confidential information of the large-capacity key memory device
WO2018048606A1 (en) Apparatus and method for employing mutually exclusive write and read clock signals in scan capture mode for testing digital interfaces