JP2008071477A5 - - Google Patents

Download PDF

Info

Publication number
JP2008071477A5
JP2008071477A5 JP2007223963A JP2007223963A JP2008071477A5 JP 2008071477 A5 JP2008071477 A5 JP 2008071477A5 JP 2007223963 A JP2007223963 A JP 2007223963A JP 2007223963 A JP2007223963 A JP 2007223963A JP 2008071477 A5 JP2008071477 A5 JP 2008071477A5
Authority
JP
Japan
Prior art keywords
data
masking
masking information
recording
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007223963A
Other languages
English (en)
Japanese (ja)
Other versions
JP5064939B2 (ja
JP2008071477A (ja
Filing date
Publication date
Priority claimed from KR1020060088742A external-priority patent/KR100813533B1/ko
Application filed filed Critical
Publication of JP2008071477A publication Critical patent/JP2008071477A/ja
Publication of JP2008071477A5 publication Critical patent/JP2008071477A5/ja
Application granted granted Critical
Publication of JP5064939B2 publication Critical patent/JP5064939B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007223963A 2006-09-13 2007-08-30 半導体メモリ装置及びそのデータマスキング方法 Expired - Fee Related JP5064939B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020060088742A KR100813533B1 (ko) 2006-09-13 2006-09-13 반도체 메모리 장치 및 그 데이터 마스크 방법
KR10-2006-0088742 2006-09-13

Publications (3)

Publication Number Publication Date
JP2008071477A JP2008071477A (ja) 2008-03-27
JP2008071477A5 true JP2008071477A5 (enExample) 2010-09-30
JP5064939B2 JP5064939B2 (ja) 2012-10-31

Family

ID=39169481

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007223963A Expired - Fee Related JP5064939B2 (ja) 2006-09-13 2007-08-30 半導体メモリ装置及びそのデータマスキング方法

Country Status (5)

Country Link
US (1) US7590009B2 (enExample)
JP (1) JP5064939B2 (enExample)
KR (1) KR100813533B1 (enExample)
CN (1) CN101145384B (enExample)
TW (1) TWI336478B (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8006033B2 (en) * 2008-09-09 2011-08-23 Intel Corporation Systems, methods, and apparatuses for in-band data mask bit transmission
KR101090329B1 (ko) * 2010-02-25 2011-12-07 주식회사 하이닉스반도체 메모리장치, 메모리장치의 동작방법 및 제어방법
JP5739055B2 (ja) * 2011-04-01 2015-06-24 インテル コーポレイション ベクトルフレンドリ命令フォーマット及びその実行
WO2013095582A1 (en) * 2011-12-22 2013-06-27 Intel Corporation Systems, apparatuses, and methods for extracting a writemask from a register
CN104011670B (zh) 2011-12-22 2016-12-28 英特尔公司 用于基于向量写掩码的内容而在通用寄存器中存储两个标量常数之一的指令
US9135984B2 (en) * 2013-12-18 2015-09-15 Micron Technology, Inc. Apparatuses and methods for writing masked data to a buffer
US10296489B2 (en) 2014-12-27 2019-05-21 Intel Corporation Method and apparatus for performing a vector bit shuffle
US10063474B2 (en) 2015-09-29 2018-08-28 Keysight Technologies Singapore (Holdings) Pte Ltd Parallel match processing of network packets to identify packet data for masking or other actions
KR20170068718A (ko) * 2015-12-09 2017-06-20 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0554651A (ja) * 1991-08-29 1993-03-05 Nec Corp 半導体メモリ回路
JPH08249884A (ja) * 1995-03-08 1996-09-27 Sanyo Electric Co Ltd 半導体メモリのライトパービット回路
KR0183173B1 (ko) * 1995-12-13 1999-05-15 윤종용 버퍼 메모리 제어 장치
JP3003613B2 (ja) * 1997-01-31 2000-01-31 日本電気株式会社 半導体記憶装置
WO1999019805A1 (en) * 1997-10-10 1999-04-22 Rambus Incorporated Method and apparatus for two step memory write operations
KR100360408B1 (ko) * 2000-09-16 2002-11-13 삼성전자 주식회사 독출동작시 데이터 스트로브 신호와 동일한 신호를출력하는 데이터 마스킹핀을 갖는 반도체 메모리장치 및이를 구비하는 메모리 시스템
DE10128770B4 (de) * 2001-06-13 2014-05-15 Qimonda Ag Verfahren zum Übertragen von Daten in ein Speicherzellenfeld und Schaltungsanordnung
JP2003007060A (ja) * 2001-06-26 2003-01-10 Toshiba Microelectronics Corp 半導体記憶装置及びその制御方法
KR100427037B1 (ko) * 2001-09-24 2004-04-14 주식회사 하이닉스반도체 적응적 출력 드라이버를 갖는 반도체 기억장치
US7308524B2 (en) * 2003-01-13 2007-12-11 Silicon Pipe, Inc Memory chain
JP4492938B2 (ja) 2004-05-26 2010-06-30 ルネサスエレクトロニクス株式会社 半導体記憶装置及びその動作方法
JP2007242162A (ja) * 2006-03-09 2007-09-20 Toshiba Corp 半導体記憶装置

Similar Documents

Publication Publication Date Title
JP2008071477A5 (enExample)
JP2009510568A5 (enExample)
JP5047566B2 (ja) Ｎａｎｄフラッシュメモリ装置
JP2008071470A5 (enExample)
CN102970013B (zh) 基于扫描链的芯片内部寄存器复位方法及复位控制装置
JP2012515376A5 (enExample)
CN101136245B (zh) 半导体存储器件
JP2009510656A5 (enExample)
TWI237828B (en) Write path scheme in synchronous DRAM
JP5064939B2 (ja) 半導体メモリ装置及びそのデータマスキング方法
WO2009057955A3 (en) Apparatus for controlling nand flash memory
JP2009289374A5 (enExample)
JP2010073300A (ja) 半導体メモリ装置
JP2008226423A5 (enExample)
CN100428359C (zh) 用于高速输出数据的管线锁存器电路
TW200601351A (en) Semiconductor memory device having test mode for data access time
JPH11265581A5 (enExample)
KR20150002129A (ko) 반도체 장치, 그를 포함하는 반도체 시스템 및 그 반도체 시스템의 테스트 방법
US20090010092A1 (en) Address counter, semiconductor memory device having the same, and data processing system
TWI589903B (zh) 干擾測試技術
CN110349603A (zh) 半导体存储器件及其操作方法
JP2013527541A5 (enExample)
US7802154B2 (en) Method and apparatus for generating high-frequency command and address signals for high-speed semiconductor memory device testing
JP2008004218A5 (enExample)
JP2009503749A5 (enExample)