JP2013527541A5 - - Google Patents

Download PDF

Info

Publication number
JP2013527541A5
JP2013527541A5 JP2013512704A JP2013512704A JP2013527541A5 JP 2013527541 A5 JP2013527541 A5 JP 2013527541A5 JP 2013512704 A JP2013512704 A JP 2013512704A JP 2013512704 A JP2013512704 A JP 2013512704A JP 2013527541 A5 JP2013527541 A5 JP 2013527541A5
Authority
JP
Japan
Prior art keywords
command
port
memory device
write
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013512704A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013527541A (ja
JP5643896B2 (ja
Filing date
Publication date
Priority claimed from US13/012,754 external-priority patent/US8463959B2/en
Application filed filed Critical
Publication of JP2013527541A publication Critical patent/JP2013527541A/ja
Publication of JP2013527541A5 publication Critical patent/JP2013527541A5/ja
Application granted granted Critical
Publication of JP5643896B2 publication Critical patent/JP5643896B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2013512704A 2010-05-31 2011-05-31 デイジーチェーン接続されたデバイスのための高速インターフェイス Expired - Fee Related JP5643896B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US34994310P 2010-05-31 2010-05-31
US61/349,943 2010-05-31
US13/012,754 US8463959B2 (en) 2010-05-31 2011-01-24 High-speed interface for daisy-chained devices
US13/012,754 2011-01-24
PCT/CA2011/000614 WO2011150496A1 (en) 2010-05-31 2011-05-31 High speed interface for daisy-chained devices

Publications (3)

Publication Number Publication Date
JP2013527541A JP2013527541A (ja) 2013-06-27
JP2013527541A5 true JP2013527541A5 (enExample) 2014-03-20
JP5643896B2 JP5643896B2 (ja) 2014-12-17

Family

ID=45023054

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013512704A Expired - Fee Related JP5643896B2 (ja) 2010-05-31 2011-05-31 デイジーチェーン接続されたデバイスのための高速インターフェイス

Country Status (7)

Country Link
US (2) US8463959B2 (enExample)
EP (1) EP2577473A4 (enExample)
JP (1) JP5643896B2 (enExample)
KR (1) KR20130085956A (enExample)
CN (1) CN102947806A (enExample)
CA (1) CA2801153A1 (enExample)
WO (1) WO2011150496A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150104673A1 (en) * 2013-10-10 2015-04-16 Datang Nxp Semiconductors Co., Ltd. Daisy-chain communication bus and protocol
EP3018544B1 (de) * 2014-11-07 2018-02-21 Siemens Aktiengesellschaft Produktions- oder Werkzeugmaschine und Verfahren zum Betrieb einer Produktions- oder Werkzeugmaschine
WO2016119847A1 (en) * 2015-01-29 2016-08-04 Robert Bosch Gmbh Method for running a computer network and computer network
KR102648180B1 (ko) * 2016-07-19 2024-03-18 에스케이하이닉스 주식회사 메모리 시스템 및 그 동작 방법
JP2019057344A (ja) 2017-09-20 2019-04-11 東芝メモリ株式会社 メモリシステム

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6799235B2 (en) 2002-01-02 2004-09-28 Intel Corporation Daisy chain latency reduction
JP4104939B2 (ja) * 2002-08-29 2008-06-18 新日本無線株式会社 マルチプロセッサシステム
US20060041715A1 (en) * 2004-05-28 2006-02-23 Chrysos George Z Multiprocessor chip having bidirectional ring interconnect
US7254663B2 (en) 2004-07-22 2007-08-07 International Business Machines Corporation Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes
US8375146B2 (en) * 2004-08-09 2013-02-12 SanDisk Technologies, Inc. Ring bus structure and its use in flash memory systems
JP2006065697A (ja) * 2004-08-27 2006-03-09 Hitachi Ltd 記憶デバイス制御装置
US7334070B2 (en) 2004-10-29 2008-02-19 International Business Machines Corporation Multi-channel memory architecture for daisy chained arrangements of nodes with bridging between memory channels
KR100666225B1 (ko) 2005-02-17 2007-01-09 삼성전자주식회사 데이지 체인을 형성하는 멀티 디바이스 시스템 및 이의 구동방법
EP1932158A4 (en) 2005-09-30 2008-10-15 Mosaid Technologies Inc MEMORY WITH OUTPUT CONTROL
US20070076502A1 (en) * 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US20070165457A1 (en) * 2005-09-30 2007-07-19 Jin-Ki Kim Nonvolatile memory system
US7673093B2 (en) 2006-07-26 2010-03-02 International Business Machines Corporation Computer system having daisy chained memory chips
US7342816B2 (en) 2006-07-26 2008-03-11 International Business Machines Corporation Daisy chainable memory chip
US7545664B2 (en) 2006-07-26 2009-06-09 International Business Machines Corporation Memory system having self timed daisy chained memory chips
US7577811B2 (en) * 2006-07-26 2009-08-18 International Business Machines Corporation Memory controller for daisy chained self timed memory chips
US7345900B2 (en) 2006-07-26 2008-03-18 International Business Machines Corporation Daisy chained memory system
US7620763B2 (en) * 2006-07-26 2009-11-17 International Business Machines Corporation Memory chip having an apportionable data bus
US7966469B2 (en) * 2006-08-14 2011-06-21 Qimonda Ag Memory system and method for operating a memory system
WO2008067650A1 (en) * 2006-12-06 2008-06-12 Mosaid Technologies Incorporated Apparatus and method for producing device identifiers for serially interconnected devices of mixed type
US7925854B2 (en) * 2006-12-06 2011-04-12 Mosaid Technologies Incorporated System and method of operating memory devices of mixed type
WO2008067658A1 (en) * 2006-12-06 2008-06-12 Mosaid Technologies Incorporated System and method of operating memory devices of mixed type
US7650459B2 (en) 2006-12-21 2010-01-19 Intel Corporation High speed interface for non-volatile memory
JP5385156B2 (ja) * 2007-02-16 2014-01-08 モサイド・テクノロジーズ・インコーポレーテッド 半導体デバイスおよび複数の相互接続デバイスを有するシステムの電力消費を低減するための方法
WO2008101316A1 (en) * 2007-02-22 2008-08-28 Mosaid Technologies Incorporated Apparatus and method for using a page buffer of a memory device as a temporary cache
EP3279798B1 (en) * 2007-03-30 2020-07-29 Rambus Inc. System including hierarchical memory modules having different types of integrated circuit memory devices
US7688652B2 (en) 2007-07-18 2010-03-30 Mosaid Technologies Incorporated Storage of data in memory via packet strobing
US20090063786A1 (en) * 2007-08-29 2009-03-05 Hakjune Oh Daisy-chain memory configuration and usage
US8095747B2 (en) * 2008-09-26 2012-01-10 Cypress Semiconductor Corporation Memory system and method

Similar Documents

Publication Publication Date Title
JP2012113809A5 (ja) フラッシュメモリ装置のメモリセルを読み出す方法
CN102467968B (zh) 非易失性存储器设备及其读取方法和存储器系统
JP2011528154A5 (enExample)
WO2013025262A3 (en) Memory devices and methods for high random transaction rate
WO2010090697A3 (en) Solid state memory formatting
WO2011048522A3 (en) Neighborhood operations for parallel processing
WO2012094481A3 (en) Memory address translation
WO2010051621A8 (en) Bridge device having a virtual page buffer
JP2016506009A5 (enExample)
WO2006031551A3 (en) Selective replication of data structure
WO2008139441A3 (en) Memory device with internal signal processing unit
JP2011003250A5 (enExample)
WO2008100462A3 (en) Memory array error correction apparatus, systems, and methods
TW200701233A (en) Use of data latches in cache operations of non-volatile memories
WO2010036819A3 (en) System and method of providing multiple virtual machines with shared access to non-volatile solid-state memory using rdma
JP2015525398A5 (enExample)
JP2013527541A5 (enExample)
WO2010111071A3 (en) Solid state drive with improved read variability
CN105528299B (zh) 读取命令排程方法以及使用该方法的装置
EP2565772A4 (en) STORAGE ASSEMBLY, STORAGE SYSTEM, AND METHOD OF ACCESSING DATA
RU2016107392A (ru) Полупроводниковое запоминающее устройство
JP2010287303A5 (enExample)
WO2016174521A8 (en) Multiple read and write port memory
WO2012024087A3 (en) Methods and apparatuses for re-ordering data
TW200802402A (en) Non-volatile memory device and methods using the same