JP2009049404A - 多基板ブロック式パッケージおよびその製造方法 - Google Patents
多基板ブロック式パッケージおよびその製造方法 Download PDFInfo
- Publication number
- JP2009049404A JP2009049404A JP2008202774A JP2008202774A JP2009049404A JP 2009049404 A JP2009049404 A JP 2009049404A JP 2008202774 A JP2008202774 A JP 2008202774A JP 2008202774 A JP2008202774 A JP 2008202774A JP 2009049404 A JP2009049404 A JP 2009049404A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- chip
- type package
- block type
- electrical connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01076—Osmium [Os]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
Abstract
【解決手段】チップ40の能動面400を複数の機能ブロックに分割し、該機能ブロックのそれぞれは、ボンディングワイヤ41により対応する基板31に電気的に接続され、該機能ブロックのそれぞれが独立したシステムを有しているため、システム設計者は、該機能ブロックのそれぞれに独立した回路レイアウトを設計することができ、基板31またはその他のシステムに制限されることなく、配線がしやすくなり、該パッケージを小さく薄くなるように設計することを可能にするとともに、該機能ブロックのそれぞれと対応する基板31とはそれぞれ独立しているため、基板31同士は互いに影響しあうことはなく、好ましい交換性、信頼性及び封止面積の縮小が図られるようになる。また、前記の多基板ブロック式パッケージの製造方法が提供される。
【選択図】図2G
Description
能動面および非能動面を有し、能動面が複数の機能ブロックに区分され、該機能ブロックのそれぞれが独立した第1の電気的接続部を有するチップと、
該能動面に対応する機能ブロックにそれぞれ設けられ、複数のボンディングパッドと該第1の電気的接続部に対向する第2の電気的接続部とを有する複数の基板と、
対向した第1および第2の電気的接続部にそれぞれ電気的に接続されている複数のボンディングワイヤと、
該能動面、該基板および該ボンディングワイヤを被覆し、それに対応してボンディングパッドを露出させるための開口を有する封止樹脂層とを備えている。
能動面および非能動面を有し、能動面が複数の機能ブロックに区分され、該機能ブロックのそれぞれに第1の電気的接続部が形成されているチップと、表面に複数のボンディングパッドを有し、該表面の少なくとも一つの側辺に第2の電気的接続部が形成されている複数の基板とを提供する工程と、
各基板をそれに対応した該チップの該機能ブロックのそれぞれに接着させる工程と、
該第1および第2の電気的接続部をボンディングワイヤによって電気的に接続させる工程と、
該チップに該基板のボンディングワイヤのそれぞれを被覆する封止樹脂層が形成され、該封止樹脂層に該ボンディングパッドの表面を露出させるための開口が形成されている工程と、を備えている。
該能動面400に対応する機能ブロック4001にそれぞれ設けられ、半田ボール形成面310および接着面311を有し、該半田ボール形成面310が複数のボンディングパッド312と該第1の電気的接続部4002に対応する第2の電気的接続部313とを有する複数の基板31と、
該第1および第2の電気的接続部4002、313にそれぞれ電気的に接続される複数のボンディングワイヤ41と、
該基板31の半田ボール形成面310およびチップ40の能動面400に設けられ、該ボンディングパッド312の表面を露出させるための開口420を有する封止樹脂層42と、
該ボンディングパッド312の上に設けられる導電材料43と、を備えている。
[第2の実施形態]
能動面500および非能動面501を有し、該能動面500が複数の機能ブロック5001に区分され、該機能ブロック5001のそれぞれが第1の電気的接続部5002を有するダイ50と、
該ダイ50の能動面500のブロック5001のそれぞれに積層され、能動面510および非能動面511を有し、該能動面510が第3の電気的接続部513を有する複数のサブダイ51と、
対応するサブダイ51にそれぞれ積層され、半田ボール形成面520および接着面521を有し、該半田ボール形成面520が複数のボンディングパッド524を有し、該半田ボール形成面520が該第1および第3の電気的接続部5002、513に対向して第2の電気的接続部523を有する複数の基板52と、
該第2、第3および第1の電気的接続部523、513、5002にそれぞれ電気的に接続される複数のボンディングワイヤ53と、
該基板52、該能動面500、510および該ボンディングワイヤ53のそれぞれに被覆され、該ボンディングパッド524の表面を露出させるための開口540を有する封止樹脂層54と、
該ボンディングパッド524および開口540に設けられた導電素子55と、を備えている。
[第3の実施形態]
100、400、500、600 能動面
101、401、501 非能動面
102、4002、6001 第1の電気的接続部
20、30 基板ストリップ
21、31、52 基板
210、310、520 半田ボール形成面
211、311、521 接着面
212、313、523、6101 第2の電気的接続部
213、312、524、6100 ボンディングパッド
214、314、522 接着層
22、41、53 ボンディングワイヤ
23、42、54 封止樹脂層
230、420、540 開口
24、43’、55 導電素子
300 開口
4001、5001、6000 機能ブロック
43 導電材料
51 サブチップ
5002 第3の電気的接続部
510 能動面
511 非能動面
Claims (21)
- 能動面および非能動面を有し、前記能動面が複数の機能ブロックに区分され、前記機能ブロックのそれぞれが独立した第1の電気的接続部を有するチップと、
前記能動面に対応する機能ブロックにそれぞれ設けられ、複数のボンディングパッドと前記第1の電気的接続部に対向する第2の電気的接続部とを有する複数の基板と、
対向した第1および第2の電気的接続部にそれぞれ電気的に接続されている複数のボンディングワイヤと、
前記能動面、前記基板および前記ボンディングワイヤを被覆し、それに対応してボンディングパッドを露出させるための開口を有する封止樹脂層と
を備えていることを特徴とする多基板ブロック式パッケージ。 - 前記ボンディングパッドの上に形成された導電材料をさらに備えていることを特徴とする請求項1に記載の多基板ブロック式パッケージ。
- 前記導電材料が、半田リフローにより導電素子として形成されていることを特徴とする請求項2に記載の多基板ブロック式パッケージ。
- 前記基板および前記チップの能動面に接着するための接着層をさらに備えていることを特徴とする請求項1に記載の多基板ブロック式パッケージ。
- 前記基板が、ボンディングパッドを有し、第2の電気的接続部の表面が半田ボール形成面であることを特徴とする請求項1に記載の多基板ブロック式パッケージ。
- 前記基板と前記チップとの間にはサブチップがあり、前記サブチップが前記基板に電気的に接続されていることを特徴とする請求項1に記載の多基板ブロック式パッケージ。
- 前記サブチップが能動面を有し、前記能動面が第3の電気的接続部を有し、前記第3の電気的接続部と前記基板の第2の電気的接続部との間にボンディングワイヤが接続されていることを特徴とする請求項6に記載の多基板ブロック式パッケージ。
- 前記サブチップが、非能動面を有し、前記非能動面が前記チップの能動面に接着した接着層を有し、前記基板が接着面を有し、前記接着面が前記基板を前記サブチップの能動面に接着させる接着層を有していることを特徴とする請求項7に記載の多基板ブロック式パッケージ。
- 前記基板の面積が、前記機能ブロックより小さいことを特徴とする請求項1に記載の多基板ブロック式パッケージ。
- 前記基板の面積が、前記機能ブロックより大きいことを特徴とする請求項1に記載の多基板ブロック式パッケージ。
- 前記第1の電気的接続部が、前記機能ブロックのそれぞれ一つの側辺、対向した2つの側辺、3つの側辺及び4つの側辺のいずれかにあることを特徴とする請求項1に記載の多基板ブロック式パッケージ。
- 能動面および非能動面を有し、前記能動面が複数の機能ブロックに区分され、前記機能ブロックのそれぞれに第1の電気的接続部が形成されているチップと、表面に複数のボンディングパッドを有し、前記表面の少なくとも一つの側辺に第2の電気的接続部が形成されている複数の基板とを提供する工程と、
各基板をそれに対応した前記チップの前記機能ブロックのそれぞれに接着させる工程と、
前記第1および第2の電気的接続部をボンディングワイヤによって電気的に接続させる工程と、
前記チップ上に前記基板および前記ボンディングワイヤを被覆する封止樹脂層が形成され、前記封止樹脂層に前記ボンディングパッドの表面を露出させるための開口が形成されている工程と
を備えていることを特徴とする多基板ブロック式パッケージの製造方法。 - 前記ボンディングパッドの上に導電材料を形成する工程をさらに備えていることを特徴とする請求項12に記載の多基板ブロック式パッケージの製造方法。
- 前記導電材料が、半田リフローにより導電素子として形成されていることを特徴とする請求項13に記載の多基板ブロック式パッケージの製造方法。
- それらの基板が基板ストリップ上に統合され、複数の基板が開口に設けられ前記基板ストリップに接続されるために、前記基板ストリップに複数の開口が形成されていることを特徴とする請求項12に記載の多基板ブロック式パッケージの製造方法。
- 前記基板が接着されたチップを前記基板ストリップから互いに分離させることを特徴とする請求項15に記載の多基板ブロック式パッケージの製造方法。
- 前記基板および前記チップの能動面に接着するための接着層をさらに備えていることを特徴とする請求項12に記載の多基板ブロック式パッケージの製造方法。
- 前記基板と前記チップとの間にはサブチップが設けられ、前記サブチップが前記基板に電気的に接続されていることを特徴とする請求項12に記載の多基板ブロック式パッケージの製造方法。
- 前記基板の面積が、前記機能ブロックより小さいことを特徴とする請求項12に記載の多基板ブロック式パッケージの製造方法。
- 前記基板の面積が、前記機能ブロックより大きいことを特徴とする請求項12に記載の多基板ブロック式パッケージの製造方法。
- 前記第1の電気的接続部が、前記機能ブロックのそれぞれ一つの側辺、対向した2つの側辺、3つの側辺及び4つの側辺のいずれかにあることを特徴とする請求項12に記載の多基板ブロック式パッケージの製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW96130445 | 2007-08-17 | ||
TW097119472A TW200910564A (en) | 2007-08-17 | 2008-05-27 | Multi-substrate block type package and its manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2009049404A true JP2009049404A (ja) | 2009-03-05 |
Family
ID=40362328
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008202774A Pending JP2009049404A (ja) | 2007-08-17 | 2008-08-06 | 多基板ブロック式パッケージおよびその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7859118B2 (ja) |
JP (1) | JP2009049404A (ja) |
KR (1) | KR101000457B1 (ja) |
TW (1) | TW200910564A (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20100049283A (ko) * | 2008-11-03 | 2010-05-12 | 삼성전자주식회사 | 반도체 패키지 및 그 제조 방법 |
JP5926988B2 (ja) * | 2012-03-08 | 2016-05-25 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
KR102190382B1 (ko) | 2012-12-20 | 2020-12-11 | 삼성전자주식회사 | 반도체 패키지 |
US9559064B2 (en) | 2013-12-04 | 2017-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Warpage control in package-on-package structures |
KR102247916B1 (ko) * | 2014-01-16 | 2021-05-04 | 삼성전자주식회사 | 계단식 적층 구조를 갖는 반도체 패키지 |
KR101665794B1 (ko) | 2014-12-22 | 2016-10-13 | 현대오트론 주식회사 | 다이 기반의 차량 제어기 전용 반도체 설계 방법 및 이에 의해 제조되는 차량 제어기 전용 반도체 |
CN107611099B (zh) * | 2016-07-12 | 2020-03-24 | 晟碟信息科技(上海)有限公司 | 包括多个半导体裸芯的扇出半导体装置 |
US20180114786A1 (en) * | 2016-10-21 | 2018-04-26 | Powertech Technology Inc. | Method of forming package-on-package structure |
IT201700055921A1 (it) * | 2017-05-23 | 2018-11-23 | St Microelectronics Srl | Dispositivo a semiconduttore, circuito e procedimento corrispondenti |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0855875A (ja) * | 1994-08-17 | 1996-02-27 | Hitachi Ltd | 半導体装置 |
JP2002026179A (ja) * | 2000-07-04 | 2002-01-25 | Nec Kyushu Ltd | 半導体装置およびその製造方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4586242A (en) * | 1982-05-24 | 1986-05-06 | At&T Bell Laboratories | Operations on a semiconductor integrated circuit having two kinds of buffers |
KR100195292B1 (ko) * | 1996-05-08 | 1999-06-15 | 윤종용 | 다층의 마스크를 이용한 스크린 프린트에 의한 금속범프제조방법 |
US6064219A (en) * | 1997-02-05 | 2000-05-16 | Tektronix, Inc. | Modular test chip for multi chip module |
JP3201353B2 (ja) * | 1998-08-04 | 2001-08-20 | 日本電気株式会社 | 半導体装置とその製造方法 |
JP3339838B2 (ja) * | 1999-06-07 | 2002-10-28 | ローム株式会社 | 半導体装置およびその製造方法 |
KR100690247B1 (ko) * | 2006-01-16 | 2007-03-12 | 삼성전자주식회사 | 이중 봉합된 반도체 패키지 및 그의 제조 방법 |
TWI330884B (en) * | 2007-01-08 | 2010-09-21 | Chipmos Technologies Inc | Chip package |
-
2008
- 2008-05-27 TW TW097119472A patent/TW200910564A/zh not_active IP Right Cessation
- 2008-08-06 JP JP2008202774A patent/JP2009049404A/ja active Pending
- 2008-08-15 US US12/228,755 patent/US7859118B2/en active Active
- 2008-08-18 KR KR1020080080624A patent/KR101000457B1/ko not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0855875A (ja) * | 1994-08-17 | 1996-02-27 | Hitachi Ltd | 半導体装置 |
JP2002026179A (ja) * | 2000-07-04 | 2002-01-25 | Nec Kyushu Ltd | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
KR20090018595A (ko) | 2009-02-20 |
US7859118B2 (en) | 2010-12-28 |
TW200910564A (en) | 2009-03-01 |
TWI370529B (ja) | 2012-08-11 |
KR101000457B1 (ko) | 2010-12-13 |
US20090045527A1 (en) | 2009-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2009049404A (ja) | 多基板ブロック式パッケージおよびその製造方法 | |
US6545366B2 (en) | Multiple chip package semiconductor device | |
US6239366B1 (en) | Face-to-face multi-chip package | |
JP5259059B2 (ja) | 半導体装置 | |
JP4808408B2 (ja) | マルチチップパッケージ、これに使われる半導体装置及びその製造方法 | |
US20070222050A1 (en) | Stack package utilizing through vias and re-distribution lines | |
JPH11297889A (ja) | 半導体パッケージおよび実装基板、ならびにこれらを用いた実装方法 | |
JP2005026680A (ja) | 積層型ボールグリッドアレイパッケージ及びその製造方法 | |
US7615858B2 (en) | Stacked-type semiconductor device package | |
JP2007027287A (ja) | 半導体装置およびその製造方法 | |
KR100587081B1 (ko) | 개선된 열방출 특성을 갖는 반도체 패키지 | |
TWI416700B (zh) | 晶片堆疊封裝結構及其製造方法 | |
US7592694B2 (en) | Chip package and method of manufacturing the same | |
JP5259369B2 (ja) | 半導体装置及びその製造方法 | |
TWI395273B (zh) | 多晶片堆疊結構及其製法 | |
KR100475337B1 (ko) | 고전력칩스케일패키지및그제조방법 | |
US9318354B2 (en) | Semiconductor package and fabrication method thereof | |
TWI435667B (zh) | 印刷電路板組件 | |
JP2007266540A (ja) | 半導体装置及びその製造方法 | |
TW201446086A (zh) | 封裝結構及其製作方法 | |
TWI447869B (zh) | 晶片堆疊封裝結構及其應用 | |
US8026615B2 (en) | IC package reducing wiring layers on substrate and its carrier | |
JP2005026469A (ja) | 半導体装置およびその製造方法 | |
TW202207386A (zh) | 封裝結構 | |
KR100480908B1 (ko) | 적층 칩 패키지의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081212 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20090331 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110426 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110510 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20111206 |