JP2009027042A - 回路モジュール、回路モジュールの製造方法および携帯機器 - Google Patents
回路モジュール、回路モジュールの製造方法および携帯機器 Download PDFInfo
- Publication number
- JP2009027042A JP2009027042A JP2007190138A JP2007190138A JP2009027042A JP 2009027042 A JP2009027042 A JP 2009027042A JP 2007190138 A JP2007190138 A JP 2007190138A JP 2007190138 A JP2007190138 A JP 2007190138A JP 2009027042 A JP2009027042 A JP 2009027042A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- wiring
- circuit module
- electrode
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
【解決手段】回路モジュール10は、回路装置12に回路装置14が積層されたパッケージ構造を有する。回路装置12は、配線基板20に形成された凹部28に回路素子30が嵌め込まれた構造を有する。凹部28の周囲に設けられた基板電極40と、回路素子30に設けられた素子電極50とは、突起部62a、突起部62bが一体的に形成された配線部60により電気的に接続されている。回路装置14は回路装置12と同様な構造を有し、回路装置12の配線部60の露出面に回路装置14のはんだボール90’が接合されている。
【選択図】図1
Description
図2を参照して本実施の形態の回路モジュールの製造方法について説明する。
(1)回路モジュール130の動作時に生じる熱応力により回路モジュール内の配線部が絶縁層から剥離することが防止され、回路モジュール130の信頼性(耐熱信頼性)が向上するので、こうした回路モジュール130を搭載した携帯機器の信頼性(耐熱信頼性)が向上する。
(2)放熱基板116を介して回路モジュール130からの熱を効率的に外部に放熱することができるので、回路モジュール130の温度上昇が抑制され、配線部と絶縁層との間の熱応力が低減される。このため、放熱基板116を設けない場合に比べ、回路モジュール内の配線部が絶縁層から剥離することが防止され、回路モジュール130の信頼性(耐熱信頼性)が向上する。この結果、携帯機器の信頼性(耐熱信頼性)を向上させることができる。
(3)上記実施形態で示したウエハレベルCSP(Chip Size Package)プロセスにより製造された回路モジュール130は薄型化・小型化されるので、こうした回路モジュール130を搭載した携帯機器の薄型化・小型化を図ることができる。
Claims (8)
- 複数の回路装置が積層された回路モジュールであって、
前記複数の回路装置のうち少なくとも1つの回路装置が、
配線基板と、
前記配線基板に形成された凹部に設けられた回路素子と、
前記配線基板の凹部の周囲に設けられた基板電極と、
前記凹部の底面側と反対側の前記回路素子の上に設けられた素子電極と、
前記基板電極および前記素子電極と電気的に接続する導電性の突起部がそれぞれ一体的に形成された配線層を有する配線部と、
を備えることを特徴とする回路モジュール。 - 上下に積層された一対の回路装置に関し、
上側の回路装置は、配線基板の下部に形成された外部電極を有し、
前記外部電極と、下側の回路装置の配線部とが電気的に接続されていることを特徴とする請求項1に記載の回路モジュール。 - 各回路装置において、
前記配線部の材料が圧延銅板であることを特徴とする請求項1または2に記載の回路モジュール。 - 各回路装置において、
前記素子電極の高さと、前記基板電極の高さがほぼ等しいことを特徴とする請求項1乃至3のいずれか1項に記載の回路モジュール。 - 各回路装置において、
前記配線基板と前記配線部との間に、加圧により塑性流動を起こす絶縁樹脂が設けられていることを特徴とする請求項1乃至4のいずれか1項に記載の回路モジュール。 - 配線基板に設けられた凹部に回路素子を嵌め込む工程と、
前記凹部の周囲に位置し、前記配線基板の表面に設けられた基板電極と、前記回路素子の表面に設けられた素子電極とを、前記基板電極および前記素子電極にそれぞれ対応する導電性の突起部が一体的に形成された配線層からなる配線部を用いて電気的に接続する工程と、
を実施して回路装置を形成する工程と、前記回路装置を含む複数の回路装置を積層する工程と、
を備えることを特徴とする回路モジュールの製造方法。 - 前記配線部を用いて前記素子電極と前記基板電極とを電気的に接続する工程において、
加圧により塑性流動を起こす絶縁層を介して前記配線部を圧着することにより、前記素子電極と前記基板電極に前記配線部が有する前記突起部がそれぞれ接続されることを特徴とする請求項6に記載の回路モジュールの製造方法。 - 請求項1乃至5のいずれか1項に記載の回路モジュールを備えることを特徴とした携帯機器。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007190138A JP2009027042A (ja) | 2007-07-20 | 2007-07-20 | 回路モジュール、回路モジュールの製造方法および携帯機器 |
US12/078,311 US20090057903A1 (en) | 2007-03-29 | 2008-03-28 | Semiconductor module, method for manufacturing semiconductor modules, semiconductor apparatus, method for manufacturing semiconductor apparatuses, and portable device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007190138A JP2009027042A (ja) | 2007-07-20 | 2007-07-20 | 回路モジュール、回路モジュールの製造方法および携帯機器 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2009027042A true JP2009027042A (ja) | 2009-02-05 |
Family
ID=40398550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007190138A Pending JP2009027042A (ja) | 2007-03-29 | 2007-07-20 | 回路モジュール、回路モジュールの製造方法および携帯機器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2009027042A (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017039275A1 (ko) * | 2015-08-31 | 2017-03-09 | 한양대학교 산학협력단 | 반도체 패키지 구조체, 및 그 제조 방법 |
CN108028239A (zh) * | 2015-08-31 | 2018-05-11 | 三星电子株式会社 | 半导体封装结构及其制造方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001036200A (ja) * | 1999-07-22 | 2001-02-09 | Yamaichi Electronics Co Ltd | 印刷配線板、印刷配線板の製造方法、および小形プラスチック成型品の製造方法 |
JP2003218282A (ja) * | 2002-01-18 | 2003-07-31 | Ibiden Co Ltd | 半導体素子内蔵基板および多層回路基板 |
JP2006310530A (ja) * | 2005-04-28 | 2006-11-09 | Sanyo Electric Co Ltd | 回路装置およびその製造方法 |
JP2007123941A (ja) * | 2007-02-09 | 2007-05-17 | Casio Comput Co Ltd | 半導体装置の製造方法 |
JP2007157795A (ja) * | 2005-11-30 | 2007-06-21 | Sanyo Electric Co Ltd | 回路装置および回路装置の製造方法 |
-
2007
- 2007-07-20 JP JP2007190138A patent/JP2009027042A/ja active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001036200A (ja) * | 1999-07-22 | 2001-02-09 | Yamaichi Electronics Co Ltd | 印刷配線板、印刷配線板の製造方法、および小形プラスチック成型品の製造方法 |
JP2003218282A (ja) * | 2002-01-18 | 2003-07-31 | Ibiden Co Ltd | 半導体素子内蔵基板および多層回路基板 |
JP2006310530A (ja) * | 2005-04-28 | 2006-11-09 | Sanyo Electric Co Ltd | 回路装置およびその製造方法 |
JP2007157795A (ja) * | 2005-11-30 | 2007-06-21 | Sanyo Electric Co Ltd | 回路装置および回路装置の製造方法 |
JP2007123941A (ja) * | 2007-02-09 | 2007-05-17 | Casio Comput Co Ltd | 半導体装置の製造方法 |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017039275A1 (ko) * | 2015-08-31 | 2017-03-09 | 한양대학교 산학협력단 | 반도체 패키지 구조체, 및 그 제조 방법 |
CN108028239A (zh) * | 2015-08-31 | 2018-05-11 | 三星电子株式会社 | 半导体封装结构及其制造方法 |
US10847435B2 (en) | 2015-08-31 | 2020-11-24 | Samsung Electronics Co., Ltd. | Semiconductor package structure and fabrication method thereof |
CN108028239B (zh) * | 2015-08-31 | 2021-08-13 | 三星电子株式会社 | 半导体封装结构及其制造方法 |
US11315851B2 (en) | 2015-08-31 | 2022-04-26 | Samsung Electronics Co., Ltd. | Semiconductor package structure and fabrication method thereof |
US11842941B2 (en) | 2015-08-31 | 2023-12-12 | Samsung Electronics Co., Ltd. | Semiconductor package structure and fabrication method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8274148B2 (en) | Semiconductor module | |
US8373281B2 (en) | Semiconductor module and portable apparatus provided with semiconductor module | |
JP4902558B2 (ja) | 半導体モジュールの製造方法 | |
US20100078813A1 (en) | Semiconductor module and method for manufacturing the semiconductor module | |
JP4588046B2 (ja) | 回路装置およびその製造方法 | |
US8440915B2 (en) | Device mounting board and semiconductor module | |
US20090057903A1 (en) | Semiconductor module, method for manufacturing semiconductor modules, semiconductor apparatus, method for manufacturing semiconductor apparatuses, and portable device | |
US20110177688A1 (en) | Packaging board and manufacturing method therefor, semiconductor module and manufacturing method therefor, and portable device | |
US20090183906A1 (en) | Substrate for mounting device and method for producing the same, semiconductor module and method for producing the same, and portable apparatus provided with the same | |
US9252112B2 (en) | Semiconductor package | |
JP4588091B2 (ja) | 半導体モジュールの製造方法 | |
US8129846B2 (en) | Board adapted to mount an electronic device, semiconductor module and manufacturing method therefor, and portable device | |
JP5484694B2 (ja) | 半導体モジュールおよび半導体モジュールを備える携帯機器 | |
JP2010040721A (ja) | 半導体モジュール、半導体装置、携帯機器、半導体モジュールの製造方法および半導体装置の製造方法 | |
KR100923542B1 (ko) | 이형재를 이용한 임베디드 반도체 패키지 장치 및 그 제조 방법 | |
JP5295211B2 (ja) | 半導体モジュールの製造方法 | |
JP2009027042A (ja) | 回路モジュール、回路モジュールの製造方法および携帯機器 | |
JP5087302B2 (ja) | 回路装置およびその製造方法 | |
JP4806468B2 (ja) | 半導体モジュール | |
JP2011054670A (ja) | 半導体モジュールおよびその製造方法、ならびに携帯機器 | |
JP5061010B2 (ja) | 半導体モジュール | |
JP2007134569A (ja) | 電子部品内蔵基板及びその製造方法 | |
JP2009158751A (ja) | 素子搭載用基板およびその製造方法、半導体モジュールおよびその製造方法、ならびに携帯機器 | |
JP2011096951A (ja) | 素子搭載用基板、半導体モジュールおよび携帯機器 | |
JP5121875B2 (ja) | 回路装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100716 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120124 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120131 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120330 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121211 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130423 |