JP2008515224A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008515224A5 JP2008515224A5 JP2007534608A JP2007534608A JP2008515224A5 JP 2008515224 A5 JP2008515224 A5 JP 2008515224A5 JP 2007534608 A JP2007534608 A JP 2007534608A JP 2007534608 A JP2007534608 A JP 2007534608A JP 2008515224 A5 JP2008515224 A5 JP 2008515224A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor layer
- gate electrode
- semiconductor
- adjacent
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/952,676 | 2004-09-29 | ||
| US10/952,676 US7067868B2 (en) | 2004-09-29 | 2004-09-29 | Double gate device having a heterojunction source/drain and strained channel |
| PCT/US2005/031000 WO2006039037A1 (en) | 2004-09-29 | 2005-08-31 | Double gate device having a strained channel |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008515224A JP2008515224A (ja) | 2008-05-08 |
| JP2008515224A5 true JP2008515224A5 (enExample) | 2008-07-31 |
| JP5147403B2 JP5147403B2 (ja) | 2013-02-20 |
Family
ID=36098040
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007534608A Expired - Lifetime JP5147403B2 (ja) | 2004-09-29 | 2005-08-31 | 歪みチャネルを備える二重ゲートデバイス |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7067868B2 (enExample) |
| EP (1) | EP1797592A1 (enExample) |
| JP (1) | JP5147403B2 (enExample) |
| KR (1) | KR20070061565A (enExample) |
| WO (1) | WO2006039037A1 (enExample) |
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060197129A1 (en) * | 2005-03-03 | 2006-09-07 | Triquint Semiconductor, Inc. | Buried and bulk channel finFET and method of making the same |
| US7446350B2 (en) * | 2005-05-10 | 2008-11-04 | International Business Machine Corporation | Embedded silicon germanium using a double buried oxide silicon-on-insulator wafer |
| JP4256381B2 (ja) * | 2005-11-09 | 2009-04-22 | 株式会社東芝 | 半導体装置 |
| US7279758B1 (en) * | 2006-05-24 | 2007-10-09 | International Business Machines Corporation | N-channel MOSFETs comprising dual stressors, and methods for forming the same |
| US20080293192A1 (en) * | 2007-05-22 | 2008-11-27 | Stefan Zollner | Semiconductor device with stressors and methods thereof |
| KR100848242B1 (ko) * | 2007-07-11 | 2008-07-24 | 주식회사 동부하이텍 | 반도체 소자 및 반도체 소자의 제조 방법 |
| JP5164745B2 (ja) * | 2007-09-03 | 2013-03-21 | 株式会社半導体エネルギー研究所 | 記憶装置 |
| US7671418B2 (en) * | 2007-09-14 | 2010-03-02 | Advanced Micro Devices, Inc. | Double layer stress for multiple gate transistors |
| US8007727B2 (en) | 2008-05-30 | 2011-08-30 | Intel Corporation | Virtual semiconductor nanowire, and methods of using same |
| US20100279479A1 (en) * | 2009-05-01 | 2010-11-04 | Varian Semiconductor Equipment Associates, Inc. | Formation Of Raised Source/Drain On A Strained Thin Film Implanted With Cold And/Or Molecular Carbon |
| US8053318B2 (en) | 2009-06-25 | 2011-11-08 | International Business Machines Corporation | FET with replacement gate structure and method of fabricating the same |
| US8354719B2 (en) * | 2010-02-18 | 2013-01-15 | GlobalFoundries, Inc. | Finned semiconductor device with oxygen diffusion barrier regions, and related fabrication methods |
| WO2011125455A1 (en) | 2010-04-09 | 2011-10-13 | Semiconductor Energy Laboratory Co., Ltd. | Oxide semiconductor memory device |
| JP5592281B2 (ja) * | 2011-01-05 | 2014-09-17 | 猛英 白土 | 半導体装置及びその製造方法 |
| US8803233B2 (en) * | 2011-09-23 | 2014-08-12 | International Business Machines Corporation | Junctionless transistor |
| JP6050034B2 (ja) * | 2012-06-12 | 2016-12-21 | 猛英 白土 | 半導体装置及びその製造方法 |
| US8823059B2 (en) * | 2012-09-27 | 2014-09-02 | Intel Corporation | Non-planar semiconductor device having group III-V material active region with multi-dielectric gate stack |
| US8957476B2 (en) * | 2012-12-20 | 2015-02-17 | Intel Corporation | Conversion of thin transistor elements from silicon to silicon germanium |
| US9559181B2 (en) | 2013-11-26 | 2017-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for FinFET device with buried sige oxide |
| US9147682B2 (en) | 2013-01-14 | 2015-09-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin spacer protected source and drain regions in FinFETs |
| US9490365B2 (en) | 2014-06-12 | 2016-11-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of fin-like field effect transistor |
| US9490346B2 (en) | 2014-06-12 | 2016-11-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of fin-like field effect transistor |
| US9502538B2 (en) | 2014-06-12 | 2016-11-22 | Taiwan Semiconductor Manufacturing Co., Ltd | Structure and formation method of fin-like field effect transistor |
| US9087689B1 (en) | 2014-07-11 | 2015-07-21 | Inoso, Llc | Method of forming a stacked low temperature transistor and related devices |
| US8916872B1 (en) | 2014-07-11 | 2014-12-23 | Inoso, Llc | Method of forming a stacked low temperature diode and related devices |
| KR102255174B1 (ko) | 2014-10-10 | 2021-05-24 | 삼성전자주식회사 | 활성 영역을 갖는 반도체 소자 및 그 형성 방법 |
| EP3329598A4 (en) | 2015-07-29 | 2019-07-31 | Circuit Seed, LLC | COMPLEMENTARY POWER FIELD EFFECT TRANSISTOR DEVICES AND AMPLIFIERS |
| US10476457B2 (en) | 2015-07-30 | 2019-11-12 | Circuit Seed, Llc | Low noise trans-impedance amplifiers based on complementary current field-effect transistor devices |
| WO2017019973A1 (en) | 2015-07-30 | 2017-02-02 | Circuit Seed, Llc | Multi-stage and feed forward compensated complementary current field effect transistor amplifiers |
| CN108140614A (zh) | 2015-07-30 | 2018-06-08 | 电路种子有限责任公司 | 基于互补电流场效应晶体管装置的参考产生器和电流源晶体管 |
| US10283506B2 (en) | 2015-12-14 | 2019-05-07 | Circuit Seed, Llc | Super-saturation current field effect transistor and trans-impedance MOS device |
| EP3676878A4 (en) * | 2017-08-31 | 2020-11-04 | Micron Technology, Inc. | SEMICONDUCTOR DEVICES, HYBRID TRANSISTORS AND RELATED PROCESSES |
| KR102402945B1 (ko) | 2017-08-31 | 2022-05-30 | 마이크론 테크놀로지, 인크 | 금속 산화물 반도체 디바이스의 접촉을 위한 반도체 디바이스, 트랜지스터, 및 관련된 방법 |
| US11764303B2 (en) | 2018-03-22 | 2023-09-19 | Intel Corporation | Thin film transistors having double gates |
| US11177366B2 (en) | 2020-01-13 | 2021-11-16 | International Business Machines Corporation | Gate induced drain leakage reduction in FinFETs |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3450547B2 (ja) * | 1995-09-14 | 2003-09-29 | 株式会社東芝 | 半導体装置およびその製造方法 |
| JP3383154B2 (ja) * | 1996-06-20 | 2003-03-04 | 株式会社東芝 | 半導体装置 |
| US6124627A (en) * | 1998-12-03 | 2000-09-26 | Texas Instruments Incorporated | Lateral MOSFET having a barrier between the source/drain region and the channel region using a heterostructure raised source/drain region |
| US7312485B2 (en) | 2000-11-29 | 2007-12-25 | Intel Corporation | CMOS fabrication process utilizing special transistor orientation |
| JP3782021B2 (ja) * | 2002-02-22 | 2006-06-07 | 株式会社東芝 | 半導体装置、半導体装置の製造方法、半導体基板の製造方法 |
| JP2003318198A (ja) * | 2002-04-25 | 2003-11-07 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
| US6995430B2 (en) * | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
| US6638802B1 (en) * | 2002-06-20 | 2003-10-28 | Intel Corporation | Forming strained source drain junction field effect transistors |
| CN100437970C (zh) * | 2003-03-07 | 2008-11-26 | 琥珀波系统公司 | 一种结构及用于形成半导体结构的方法 |
| US6838322B2 (en) * | 2003-05-01 | 2005-01-04 | Freescale Semiconductor, Inc. | Method for forming a double-gated semiconductor device |
| US7303949B2 (en) * | 2003-10-20 | 2007-12-04 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
-
2004
- 2004-09-29 US US10/952,676 patent/US7067868B2/en not_active Expired - Lifetime
-
2005
- 2005-08-31 WO PCT/US2005/031000 patent/WO2006039037A1/en not_active Ceased
- 2005-08-31 JP JP2007534608A patent/JP5147403B2/ja not_active Expired - Lifetime
- 2005-08-31 KR KR1020077009634A patent/KR20070061565A/ko not_active Withdrawn
- 2005-08-31 EP EP05794159A patent/EP1797592A1/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2008515224A5 (enExample) | ||
| JP2008515188A5 (enExample) | ||
| JP2007505501A5 (enExample) | ||
| JP2009283496A5 (enExample) | ||
| JP2007520891A5 (enExample) | ||
| JP2007096055A5 (enExample) | ||
| TW200742045A (en) | Semiconductor device having a recess channel transistor | |
| TW200715562A (en) | Thin film transistor substrate and fabrication thereof | |
| JP2008511169A5 (enExample) | ||
| JP2007500952A5 (enExample) | ||
| WO2008005916A3 (en) | Method for making planar nanowire surround gate mosfet | |
| WO2008105077A1 (ja) | 化合物半導体装置とその製造方法 | |
| TW200731530A (en) | Semiconductor devices and methods for fabricating the same | |
| TW200731416A (en) | Ultra shallow junction formation by solid phase diffusion | |
| JP2013514632A5 (enExample) | ||
| JP2002198529A5 (enExample) | ||
| TW200746412A (en) | Virtual body-contacted trigate | |
| JP2008515224A (ja) | 歪みチャネルを備える二重ゲートデバイス | |
| WO2009011084A1 (ja) | 薄膜トランジスタを備えた半導体装置およびその製造方法 | |
| JP2008510294A5 (enExample) | ||
| JP2007529112A5 (enExample) | ||
| TW200631065A (en) | Strained transistor with hybrid-strain inducing layer | |
| JP2009514247A5 (enExample) | ||
| TW200719442A (en) | Low hydrogen concentration charge-trapping layer structures for non-volatile memory and methods of forming the same | |
| TW200610067A (en) | Thin channel mosfet with source/drain stressors |