JP2008512920A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008512920A5 JP2008512920A5 JP2007530809A JP2007530809A JP2008512920A5 JP 2008512920 A5 JP2008512920 A5 JP 2008512920A5 JP 2007530809 A JP2007530809 A JP 2007530809A JP 2007530809 A JP2007530809 A JP 2007530809A JP 2008512920 A5 JP2008512920 A5 JP 2008512920A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- phase
- locked loop
- controlled oscillator
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims 4
- 238000000034 method Methods 0.000 claims 2
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP04104413.2 | 2004-09-13 | ||
| EP04104413 | 2004-09-13 | ||
| PCT/IB2005/052840 WO2006030335A2 (en) | 2004-09-13 | 2005-08-30 | Compensated high-speed pll circuit |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008512920A JP2008512920A (ja) | 2008-04-24 |
| JP2008512920A5 true JP2008512920A5 (enExample) | 2008-10-16 |
| JP4815572B2 JP4815572B2 (ja) | 2011-11-16 |
Family
ID=35355255
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007530809A Expired - Fee Related JP4815572B2 (ja) | 2004-09-13 | 2005-08-30 | 補償された高速ｐｌｌ回路 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8102215B2 (enExample) |
| EP (1) | EP1792400B1 (enExample) |
| JP (1) | JP4815572B2 (enExample) |
| CN (1) | CN101019324B (enExample) |
| AT (1) | ATE476015T1 (enExample) |
| DE (1) | DE602005022599D1 (enExample) |
| WO (1) | WO2006030335A2 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102130702A (zh) * | 2010-01-20 | 2011-07-20 | 北京迅光达通信技术有限公司 | 数字多信道无线收发信机 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63267822A (ja) | 1987-04-23 | 1988-11-04 | Hitachi Heating Appliance Co Ltd | 開放型燃焼器の安全装置 |
| JPH082020B2 (ja) * | 1988-09-02 | 1996-01-10 | 日本電信電話株式会社 | 周波数シンセサイザ |
| JPH04196716A (ja) | 1990-11-28 | 1992-07-16 | Hitachi Ltd | 位相同期回路 |
| JPH04252621A (ja) * | 1991-01-29 | 1992-09-08 | Fujitsu Ltd | 電圧制御発振器に加えるオフセット制御電圧の設定方法及び該方法による無線通信装置 |
| JPH07202638A (ja) | 1993-12-28 | 1995-08-04 | Matsushita Electric Ind Co Ltd | 電圧制御発振器 |
| US6157271A (en) * | 1998-11-23 | 2000-12-05 | Motorola, Inc. | Rapid tuning, low distortion digital direct modulation phase locked loop and method therefor |
| DE19926666A1 (de) * | 1999-06-11 | 2000-12-14 | Philips Corp Intellectual Pty | Anordnung zur Offsetstromkompensation eines Phasendetektors |
| JP3488180B2 (ja) * | 2000-05-30 | 2004-01-19 | 松下電器産業株式会社 | 周波数シンセサイザ |
| US6734749B2 (en) * | 2001-05-29 | 2004-05-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Direct modulated phase-locked loop |
| US6680654B2 (en) * | 2001-10-24 | 2004-01-20 | Northrop Grumman Corporation | Phase locked loop with offset cancellation |
| JP2004080624A (ja) * | 2002-08-21 | 2004-03-11 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ |
| US7548122B1 (en) * | 2005-03-01 | 2009-06-16 | Sequoia Communications | PLL with switched parameters |
-
2005
- 2005-08-30 CN CN200580030555XA patent/CN101019324B/zh not_active Expired - Fee Related
- 2005-08-30 WO PCT/IB2005/052840 patent/WO2006030335A2/en not_active Ceased
- 2005-08-30 EP EP05781640A patent/EP1792400B1/en not_active Ceased
- 2005-08-30 DE DE602005022599T patent/DE602005022599D1/de not_active Expired - Lifetime
- 2005-08-30 US US11/575,214 patent/US8102215B2/en not_active Expired - Fee Related
- 2005-08-30 JP JP2007530809A patent/JP4815572B2/ja not_active Expired - Fee Related
- 2005-08-30 AT AT05781640T patent/ATE476015T1/de not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10587276B2 (en) | Wide range frequency synthesizer with quadrature generation and spur cancellation | |
| US8429487B2 (en) | Error protection method, TDC module, CTDC module, all-digital phase-locked loop, and calibration method thereof | |
| JP5022445B2 (ja) | スペクトラム拡散クロック発生装置 | |
| JP4533384B2 (ja) | 送信変調装置、通信機器、及び移動無線機 | |
| US9007109B2 (en) | Automatic loop-bandwidth calibration for a digital phased-locked loop | |
| US8618881B2 (en) | Class-D power amplifier | |
| JPS62502230A (ja) | 周波数合成器またはそれに関する改良 | |
| US20090108891A1 (en) | Bandwidth control in a mostly-digital pll/fll | |
| WO2004034557A3 (en) | Pwm controller with integrated pll | |
| JP2008523737A5 (enExample) | ||
| US20060103362A1 (en) | Frequency stabilization technique for self oscillating modulator | |
| JP2006526946A5 (enExample) | ||
| TW200840285A (en) | Signal generating apparatus and method thereof | |
| KR101581528B1 (ko) | 가변 주파수 신호 합성 방법 및 이를 이용한 가변 주파수 신호 합성기 | |
| CN101572550B (zh) | 锁相环频率合成器及调整调制信号频率的方法 | |
| JP2008512920A5 (enExample) | ||
| JP4933635B2 (ja) | Ｐｌｌ回路 | |
| JP2005287022A (ja) | 位相同期ループ、および、周波数制御可能な発振器の位相補正方法 | |
| JP2005303641A5 (enExample) | ||
| JPH06121778A (ja) | スイッチング周波数発生器 | |
| JPWO2022155176A5 (enExample) | ||
| US11233480B2 (en) | Signal generator | |
| JP2010183323A (ja) | 原子発振器 | |
| TW200723705A (en) | Phase locked loop damping coefficient correction mechanism | |
| JP4815572B2 (ja) | 補償された高速ｐｌｌ回路 |