JP2006526946A5 - - Google Patents

Download PDF

Info

Publication number
JP2006526946A5
JP2006526946A5 JP2006514260A JP2006514260A JP2006526946A5 JP 2006526946 A5 JP2006526946 A5 JP 2006526946A5 JP 2006514260 A JP2006514260 A JP 2006514260A JP 2006514260 A JP2006514260 A JP 2006514260A JP 2006526946 A5 JP2006526946 A5 JP 2006526946A5
Authority
JP
Japan
Prior art keywords
circuit
control
loop
control value
loop circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006514260A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006526946A (ja
JP4691024B2 (ja
Filing date
Publication date
Priority claimed from US10/675,529 external-priority patent/US20050068118A1/en
Priority claimed from US10/675,543 external-priority patent/US7187241B2/en
Application filed filed Critical
Priority claimed from PCT/US2004/013780 external-priority patent/WO2004100380A1/en
Publication of JP2006526946A publication Critical patent/JP2006526946A/ja
Publication of JP2006526946A5 publication Critical patent/JP2006526946A5/ja
Application granted granted Critical
Publication of JP4691024B2 publication Critical patent/JP4691024B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2006514260A 2003-05-02 2004-05-03 低ジッタ２ループフラクショナルｎ合成器のための方法および装置 Expired - Fee Related JP4691024B2 (ja)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US46781303P 2003-05-02 2003-05-02
US60/467,813 2003-05-02
US10/675,529 US20050068118A1 (en) 2003-09-30 2003-09-30 Reconfigurable terminal
US10/675,529 2003-09-30
US10/675,543 US7187241B2 (en) 2003-05-02 2003-09-30 Calibration of oscillator devices
US10/675,543 2003-09-30
PCT/US2004/013780 WO2004100380A1 (en) 2003-05-02 2004-05-03 Method and apparatus for a low jitter dual-loop fractional -n synthesizer

Publications (3)

Publication Number Publication Date
JP2006526946A JP2006526946A (ja) 2006-11-24
JP2006526946A5 true JP2006526946A5 (enExample) 2007-06-14
JP4691024B2 JP4691024B2 (ja) 2011-06-01

Family

ID=33437074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006514260A Expired - Fee Related JP4691024B2 (ja) 2003-05-02 2004-05-03 低ジッタ２ループフラクショナルｎ合成器のための方法および装置

Country Status (4)

Country Link
EP (1) EP1623503B1 (enExample)
JP (1) JP4691024B2 (enExample)
KR (1) KR20060030850A (enExample)
WO (1) WO2004100380A1 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7281176B2 (en) 2004-10-29 2007-10-09 Silicon Laboratories Inc. Determining signal quality and selecting a slice level via a forbidden zone
US7577224B2 (en) 2004-12-28 2009-08-18 Silicon Laboratories Inc. Reducing phase offsets in a phase detector
US7609798B2 (en) 2004-12-29 2009-10-27 Silicon Laboratories Inc. Calibrating a phase detector and analog-to-digital converter offset and gain
US7512203B2 (en) * 2005-03-30 2009-03-31 Silicon Laboratories Inc. Data cleaning with an asynchronous reference clock
US20060267701A1 (en) * 2005-05-27 2006-11-30 Robert Eilers Method and system for dynamically calculating values for tuning of voltage-controlled crystal oscillators
US7259628B2 (en) 2005-06-30 2007-08-21 Silicon Laboratories Inc. Signal dependent biasing scheme for an amplifier
KR100847799B1 (ko) * 2006-10-30 2008-07-23 지씨티 세미컨덕터 인코포레이티드 위상 동기 루프 및 그 온도 보상 방법
US8378751B2 (en) * 2009-02-13 2013-02-19 Qualcomm Incorporated Frequency synthesizer with multiple tuning loops
JP5381268B2 (ja) * 2009-04-15 2014-01-08 パナソニック株式会社 受信装置と、これを用いた受信モジュール及び電子機器
JP2015128220A (ja) 2013-12-27 2015-07-09 セイコーエプソン株式会社 発振回路、発振器、電子機器、移動体及び発振器の周波数調整方法
EP3076552B1 (en) * 2015-03-30 2019-01-30 Nxp B.V. Digital synchronizer
EP3076553B1 (en) * 2015-03-30 2021-04-14 Nxp B.V. Clock synchronizer
RU2668737C1 (ru) * 2015-06-16 2018-10-02 Телефонактиеболагет Лм Эрикссон (Пабл) Делитель частоты, схема автоматической фазовой подстройки частоты, приёмопередатчик, радиостанция и способ частотного разделения
US10873335B2 (en) 2019-05-02 2020-12-22 Apple Inc. Divider control and reset for phase-locked loops
CN110289857B (zh) * 2019-05-20 2022-11-29 昇显微电子(苏州)有限公司 一种时钟生成电路
CN113391539B (zh) * 2021-06-16 2022-08-26 北京康斯特仪表科技股份有限公司 一种rtc时钟校准方法及工业现场校验装置
US11764795B2 (en) 2021-11-29 2023-09-19 Qualcomm Incorporated Fractional phase locked loop (PLL) with digital control driven by clock with higher frequency than PLL feedback signal
US20250247102A1 (en) * 2024-01-29 2025-07-31 Apple Inc. Phase interpolator circuitry with post-distortion linearization

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0630129A2 (de) * 1993-06-09 1994-12-21 Alcatel SEL Aktiengesellschaft Verfahren zur Erzeugung eines synchronisierten Taktes mit einer Schaltungsanordnung für einen regelbaren Oszillator
AU6339594A (en) * 1993-06-09 1994-12-15 Alcatel N.V. Synchronized clock
US5604468A (en) * 1996-04-22 1997-02-18 Motorola, Inc. Frequency synthesizer with temperature compensation and frequency multiplication and method of providing the same
US6404246B1 (en) * 2000-12-20 2002-06-11 Lexa Media, Inc. Precision clock synthesizer using RC oscillator and calibration circuit

Similar Documents

Publication Publication Date Title
JP2006526946A5 (enExample)
US8188796B2 (en) Digital phase-locked loop clock system
EP2312756B1 (en) A dual reference oscillator phase-lock loop
US8222933B2 (en) Low power digital phase lock loop circuit
US20030042949A1 (en) Current-steering charge pump circuit and method of switching
JP4742219B2 (ja) 電圧制御発振器プリセット回路
CA2670521C (en) System and method for reducing transient responses in a phase lock loop with variable oscillator gain
WO2007005360A1 (en) Frequency modulator using a phase loop, and method
JP2003347936A5 (enExample)
CN110022153A (zh) 半导体装置和操作半导体装置的方法
US7298218B2 (en) Frequency synthesizer architecture
US10840915B2 (en) Use of a raw oscillator and frequency locked loop to quicken lock time of frequency locked loop
US9571071B2 (en) Frequency synthesizer circuit
US6275116B1 (en) Method, circuit and/or architecture to improve the frequency range of a voltage controlled oscillator
JP2007208367A (ja) 同期信号生成装置、送信機及び制御方法
US20230223944A1 (en) Phase noise performance using multiple resonators with varying quality factors and frequencies
CN1866746B (zh) 优化锁相环阻尼系数的系统和方法
TWI474622B (zh) 應用雜訊濾波技巧的非整數頻率合成器及其操作方法
GB2368207A (en) PLL circuit and frequency division method reducing spurious noise
JP2004153332A (ja) クロック発生回路
JPH09331250A5 (enExample)
JP2004172686A (ja) 基準信号発生器
JPS5846586Y2 (ja) 位相同期ル−プを有する回路
WO2006036749A3 (en) Apparatus and method of oscillating wideband frequency
JP2008512920A5 (enExample)