JP4815572B2 - 補償された高速ｐｌｌ回路 - Google Patents

補償された高速ｐｌｌ回路 Download PDF

Info

Publication number
JP4815572B2
JP4815572B2 JP2007530809A JP2007530809A JP4815572B2 JP 4815572 B2 JP4815572 B2 JP 4815572B2 JP 2007530809 A JP2007530809 A JP 2007530809A JP 2007530809 A JP2007530809 A JP 2007530809A JP 4815572 B2 JP4815572 B2 JP 4815572B2
Authority
JP
Japan
Prior art keywords
phase
frequency
input
vco
loop filter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007530809A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008512920A (ja
JP2008512920A5 (enExample
Inventor
ビンフリット、ビルト
Original Assignee
エスティー‐エリクソン、ソシエテ、アノニム
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by エスティー‐エリクソン、ソシエテ、アノニム filed Critical エスティー‐エリクソン、ソシエテ、アノニム
Publication of JP2008512920A publication Critical patent/JP2008512920A/ja
Publication of JP2008512920A5 publication Critical patent/JP2008512920A5/ja
Application granted granted Critical
Publication of JP4815572B2 publication Critical patent/JP4815572B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
    • H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
    • H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0941—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0975—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation in the phase locked loop at components other than the divider, the voltage controlled oscillator or the reference clock
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electronic Switches (AREA)
JP2007530809A 2004-09-13 2005-08-30 補償された高速ｐｌｌ回路 Expired - Fee Related JP4815572B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP04104413 2004-09-13
EP04104413.2 2004-09-13
PCT/IB2005/052840 WO2006030335A2 (en) 2004-09-13 2005-08-30 Compensated high-speed pll circuit

Publications (3)

Publication Number Publication Date
JP2008512920A JP2008512920A (ja) 2008-04-24
JP2008512920A5 JP2008512920A5 (enExample) 2008-10-16
JP4815572B2 true JP4815572B2 (ja) 2011-11-16

Family

ID=35355255

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007530809A Expired - Fee Related JP4815572B2 (ja) 2004-09-13 2005-08-30 補償された高速ｐｌｌ回路

Country Status (7)

Country Link
US (1) US8102215B2 (enExample)
EP (1) EP1792400B1 (enExample)
JP (1) JP4815572B2 (enExample)
CN (1) CN101019324B (enExample)
AT (1) ATE476015T1 (enExample)
DE (1) DE602005022599D1 (enExample)
WO (1) WO2006030335A2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102130702A (zh) * 2010-01-20 2011-07-20 北京迅光达通信技术有限公司 数字多信道无线收发信机

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0267822A (ja) * 1988-09-02 1990-03-07 Nippon Telegr & Teleph Corp <Ntt> 周波数シンセサイザ
JPH04196716A (ja) * 1990-11-28 1992-07-16 Hitachi Ltd 位相同期回路
JPH04252621A (ja) * 1991-01-29 1992-09-08 Fujitsu Ltd 電圧制御発振器に加えるオフセット制御電圧の設定方法及び該方法による無線通信装置
JPH07202638A (ja) * 1993-12-28 1995-08-04 Matsushita Electric Ind Co Ltd 電圧制御発振器
JP2000165459A (ja) * 1998-11-23 2000-06-16 Motorola Inc 位相同期ル―プおよびその方法
JP2001028541A (ja) * 1999-06-11 2001-01-30 Koninkl Philips Electronics Nv 位相検出器のオフセット電流を補償するための装置
JP2001339301A (ja) * 2000-05-30 2001-12-07 Matsushita Electric Ind Co Ltd 周波数シンセサイザ
JP2004080624A (ja) * 2002-08-21 2004-03-11 Matsushita Electric Ind Co Ltd 周波数シンセサイザ

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63267822A (ja) 1987-04-23 1988-11-04 Hitachi Heating Appliance Co Ltd 開放型燃焼器の安全装置
US6734749B2 (en) 2001-05-29 2004-05-11 Telefonaktiebolaget Lm Ericsson (Publ) Direct modulated phase-locked loop
US6680654B2 (en) * 2001-10-24 2004-01-20 Northrop Grumman Corporation Phase locked loop with offset cancellation
US7548122B1 (en) * 2005-03-01 2009-06-16 Sequoia Communications PLL with switched parameters

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0267822A (ja) * 1988-09-02 1990-03-07 Nippon Telegr & Teleph Corp <Ntt> 周波数シンセサイザ
JPH04196716A (ja) * 1990-11-28 1992-07-16 Hitachi Ltd 位相同期回路
JPH04252621A (ja) * 1991-01-29 1992-09-08 Fujitsu Ltd 電圧制御発振器に加えるオフセット制御電圧の設定方法及び該方法による無線通信装置
JPH07202638A (ja) * 1993-12-28 1995-08-04 Matsushita Electric Ind Co Ltd 電圧制御発振器
JP2000165459A (ja) * 1998-11-23 2000-06-16 Motorola Inc 位相同期ル―プおよびその方法
JP2001028541A (ja) * 1999-06-11 2001-01-30 Koninkl Philips Electronics Nv 位相検出器のオフセット電流を補償するための装置
JP2001339301A (ja) * 2000-05-30 2001-12-07 Matsushita Electric Ind Co Ltd 周波数シンセサイザ
JP2004080624A (ja) * 2002-08-21 2004-03-11 Matsushita Electric Ind Co Ltd 周波数シンセサイザ

Also Published As

Publication number Publication date
ATE476015T1 (de) 2010-08-15
JP2008512920A (ja) 2008-04-24
EP1792400A2 (en) 2007-06-06
DE602005022599D1 (de) 2010-09-09
US8102215B2 (en) 2012-01-24
CN101019324A (zh) 2007-08-15
WO2006030335A3 (en) 2006-05-11
WO2006030335A2 (en) 2006-03-23
CN101019324B (zh) 2012-05-30
EP1792400B1 (en) 2010-07-28
US20100026396A1 (en) 2010-02-04

Similar Documents

Publication Publication Date Title
US20090108891A1 (en) Bandwidth control in a mostly-digital pll/fll
KR100682279B1 (ko) 주파수 합성기의 적응 주파수 조정장치
US8427243B2 (en) Signal generating circuit and signal generating method
CN1190931C (zh) 发射机电路装置及在锁相环路中产生调制的rf输出信号的方法
US7408419B2 (en) Sigma-delta fractional-N PLL with reduced frequency error
US7002417B2 (en) RC and SC filter compensation in a radio transceiver
US7579886B2 (en) Phase locked loop with adaptive phase error compensation
US6700447B1 (en) Trimming of a two point phase modulator
US7605664B2 (en) All digital phase locked loop system and method
US7826550B2 (en) Method and system for a high-precision frequency generator using a direct digital frequency synthesizer for transmitters and receivers
JP3852939B2 (ja) 広帯域変調ｐｌｌおよびその変調度調整方法
US5936565A (en) Digitally controlled duty cycle integration
US7106141B2 (en) Phase locked loop
CN1209868C (zh) 发射设备
US7391270B2 (en) Phase locked loop and method for phase correction of a frequency controllable oscillator
WO2001093418A2 (en) Linear dead-band-free digital phase detection
JP4815572B2 (ja) 補償された高速ｐｌｌ回路
CN1717861B (zh) 使用频率偏移补偿的调制器和方法
EP2066036A2 (en) Synthesizer characterization in real time
US10536153B1 (en) Signal generator
KR101483855B1 (ko) Pll 다이렉트 모듈레이터 및 그 모듈레이터에서의 주파수 이득 부정합 보상 방법
EP1219032B1 (en) Method and arrangement for locking a control voltage to a voltage-controlled oscillator
Huff et al. A fully-integrated Bluetooth synthesizer using digital pre-distortion for PLL-based GFSK modulation
JP2911269B2 (ja) Ｐｌｌ周波数シンセサイザ
JP3226838B2 (ja) Ｐｌｌ周波数シンセサイザ

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080626

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080827

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080827

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110128

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110428

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110712

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20110728

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110728

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140909

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees