JP2007518264A - 高度な緩和及び低い積層欠陥密度を有する薄いSiGeオン・インシュレータ(SGOI)ウェハを形成する方法。 - Google Patents
高度な緩和及び低い積層欠陥密度を有する薄いSiGeオン・インシュレータ(SGOI)ウェハを形成する方法。 Download PDFInfo
- Publication number
- JP2007518264A JP2007518264A JP2006549218A JP2006549218A JP2007518264A JP 2007518264 A JP2007518264 A JP 2007518264A JP 2006549218 A JP2006549218 A JP 2006549218A JP 2006549218 A JP2006549218 A JP 2006549218A JP 2007518264 A JP2007518264 A JP 2007518264A
- Authority
- JP
- Japan
- Prior art keywords
- sige
- layer
- sgoi
- insulator
- sige layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910000577 Silicon-germanium Inorganic materials 0.000 title claims abstract description 112
- 238000000034 method Methods 0.000 title claims abstract description 80
- 239000012212 insulator Substances 0.000 title claims abstract description 13
- 230000003647 oxidation Effects 0.000 claims abstract description 17
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 17
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims abstract description 7
- 238000000151 deposition Methods 0.000 claims abstract description 7
- 239000001257 hydrogen Substances 0.000 claims abstract description 7
- 229910052739 hydrogen Inorganic materials 0.000 claims abstract description 7
- 238000011065 in-situ storage Methods 0.000 claims abstract description 7
- 238000010438 heat treatment Methods 0.000 claims abstract description 6
- 230000008021 deposition Effects 0.000 claims abstract description 4
- 238000000407 epitaxy Methods 0.000 claims abstract description 4
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 claims abstract 3
- 230000003746 surface roughness Effects 0.000 claims description 6
- 230000001590 oxidative effect Effects 0.000 claims description 5
- 229910052732 germanium Inorganic materials 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000008246 gaseous mixture Substances 0.000 claims description 2
- 238000005530 etching Methods 0.000 abstract description 8
- 230000007547 defect Effects 0.000 abstract description 6
- 239000007789 gas Substances 0.000 abstract description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 abstract description 2
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 abstract 1
- 229910052986 germanium hydride Inorganic materials 0.000 abstract 1
- 239000000203 mixture Substances 0.000 abstract 1
- 239000010408 film Substances 0.000 description 26
- 235000012431 wafers Nutrition 0.000 description 14
- 238000010586 diagram Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000000137 annealing Methods 0.000 description 1
- 229910052789 astatine Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/3165—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
- H01L21/31654—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
- H01L21/31658—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
- H01L29/78687—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys with a multilayer structure or superlattice structure
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Formation Of Insulating Films (AREA)
- Drying Of Semiconductors (AREA)
Abstract
【解決手段】 SiGe層(104)をSOIウェハ(102、100)上に堆積する(300)。SiGe及びSi層の熱混合を遂行し(302)、高度な緩和及び低い積層欠陥密度を有する厚いSGOI(106)を形成する。次に、SiGe層(110)が所望の最終の厚さにまで薄くする(306)。この薄層化処理によって、Ge濃度、緩和量、及び積層欠陥密度は不変に保持される。このようにして、高度な緩和及び低い積層欠陥密度を有するSGOI薄膜が得られる。次に、Si層(112)を薄いSGOIウェハ上に堆積する。薄層化方法には、低温(550℃−700℃)HIPOX又は蒸気酸化法、エピタキシ・チャンバ内でのその場の(in−situ)HClエッチング法、又はCMP法がある。HIPOX又は蒸気酸化薄層化から得られる粗いSiGe表面は、タッチ・アップCMP法、歪みSi堆積中でのその場の水素ベーク及びSiGeバッファ層、又は、HCl、DCS及びGeH4の気体混合物を有する水素環境中でウェハを加熱する方法、を用いて平坦化される。
【選択図】 図10
Description
、かつ、SiGe層内の歪みを部分的に緩和する熱混合処理を遂行する。熱混合処理は、通常、酸化環境中で遂行され、酸化の量が、熱混合後のSiGeの厚さを制御するために利用できる。次に本発明はSiGe層を所望の最終的な厚さにまで薄くする。この薄層化処理はGe濃度、緩和量、及び積層欠陥密度を不変に保持する。このようにして、本発明により、高度な緩和、及び低い積層欠陥密度を有する薄いSGOI膜を得ることができる。薄層化の後、表面平坦化処理が遂行される。最後に、本発明は薄いSGOIウェハ上にSiを堆積する。
本発明は、添付の図面を参照して以下の詳細な説明からよりよく理解されるであろう。
Claims (15)
- 低い積層欠陥密度を有するSiGeオン・インシュレータ(SGOI)構造体の上に歪みSi層を形成する方法であって、
絶縁体(100)上の無歪みSi層(102)を有するSiオン・インシュレータ(SOI)構造体を準備するステップと、
前記Si層の上に第1のSiGe層(104)を堆積するステップ(300)と、
前記第1のSiGe層を前記Si層と熱混合して、前記第1のSiGe層及び前記Si層を緩和SiGe層(106)に変換するステップ(302)と、
前記緩和SiGe層を薄層化するステップ(304,306)と、
前記緩和SiGe層上に歪みSi層(112)を堆積するステップ(310)と、
を含む方法。 - 前記第1のSiGe層を前記Si層と熱混合する前記ステップが、前記第1のSiGe層及び前記Si層を酸化環境中でおよそ1200℃−1300℃まで加熱するステップを含む、請求項1に記載の方法。
- 前記薄層化ステップが、前記緩和SiGe層内のSi及びGeが均等に除去されるように、前記緩和SiGe層(106)を非選択的に薄くする、請求項1に記載の方法。
- 前記薄層化ステップが、550℃−700℃の温度範囲で、1気圧−50気圧、好ましくは5気圧−20気圧の圧力範囲におけるHIPOX酸化を含む、請求項1に記載の方法。
- 前記薄層化ステップが、550℃−700℃の温度範囲における蒸気酸化を含む、請求項1に記載の方法。
- 前記薄層化ステップが、エピタキシ・チャンバ内で遂行されるその場の(in−situ)HClエッチング処理を含む、請求項1に記載の方法。
- 前記薄層化ステップが、CMP処理を含む、請求項1に記載の方法。
- 前記第2の厚さが、1000Å未満である、請求項1に記載の方法。
- 前記SiGeオン・インシュレータが60%より大きく緩和している、請求項1に記載の方法。
- 前記SiGeオン・インシュレータが、1×104/cm2未満の積層欠陥をもつ、請求項1に記載の方法。
- 前記第2の厚さが、500Å未満である、請求項1に記載の方法。
- 前記SiGeオン・インシュレータが80%より大きく緩和している、請求項1に記載の方法。
- 前記SiGeオン・インシュレータが、1×102/cm2未満の積層欠陥をもつ、請求項1に記載の方法。
- 前記薄層化ステップが酸化処理を含み、前記方法が、前記緩和SiGe層を平坦化して前記SiGe層(110)の表面粗さを減じるステップ(308)をさらに含む、請求項1に記載の方法。
- 前記平坦化ステップが、
タッチ・アップCMPと、
前記歪みSi層堆積の前のその場の水素ベーク及びSiGeバッファ層成長と、
前記緩和SiGe層を、700℃−900℃の温度において、HCl、DCS及びGeH4の気体混合物を有する水素環境中での加熱と、
のいずれか一つの方法を含む、請求項14に記載の方法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2004/001555 WO2005078786A1 (en) | 2004-01-16 | 2004-01-16 | Method of forming thin sgoi wafers with high relaxation and low stacking fault defect density |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007518264A true JP2007518264A (ja) | 2007-07-05 |
JP4686480B2 JP4686480B2 (ja) | 2011-05-25 |
Family
ID=34862309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006549218A Expired - Fee Related JP4686480B2 (ja) | 2004-01-16 | 2004-01-16 | 高度な緩和及び低い積層欠陥密度を有する薄いSiGeオン・インシュレータ(SGOI)ウェハを形成する方法。 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7550370B2 (ja) |
EP (1) | EP1709671B1 (ja) |
JP (1) | JP4686480B2 (ja) |
KR (1) | KR100925310B1 (ja) |
CN (1) | CN100459072C (ja) |
AT (1) | ATE552611T1 (ja) |
WO (1) | WO2005078786A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007169785A (ja) * | 2005-12-19 | 2007-07-05 | Rohm & Haas Electronic Materials Llc | 有機金属組成物 |
JP2008153545A (ja) * | 2006-12-19 | 2008-07-03 | Shin Etsu Handotai Co Ltd | 歪Si基板の製造方法 |
JP2013055231A (ja) * | 2011-09-05 | 2013-03-21 | Shin Etsu Handotai Co Ltd | エピタキシャルウェーハの製造方法 |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2773261B1 (fr) | 1997-12-30 | 2000-01-28 | Commissariat Energie Atomique | Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions |
CN100459072C (zh) * | 2004-01-16 | 2009-02-04 | 国际商业机器公司 | 具有高驰豫和低堆垛层错缺陷密度的薄sgoi晶片的制作方法 |
JP2006080278A (ja) * | 2004-09-09 | 2006-03-23 | Toshiba Ceramics Co Ltd | 歪みシリコンウエハおよびその製造方法 |
EP1763069B1 (en) | 2005-09-07 | 2016-04-13 | Soitec | Method for forming a semiconductor heterostructure |
FR2891281B1 (fr) * | 2005-09-28 | 2007-12-28 | Commissariat Energie Atomique | Procede de fabrication d'un element en couches minces. |
DE102006020825A1 (de) * | 2006-05-04 | 2007-11-08 | Siltronic Ag | Verfahren zur Herstellung einer Schichtenstruktur |
WO2010013325A1 (ja) * | 2008-07-30 | 2010-02-04 | 株式会社ニレコ | 分光測光装置 |
CN101388331B (zh) * | 2008-10-31 | 2010-08-25 | 上海新傲科技股份有限公司 | 制备绝缘体上硅材料的内热氧化方法 |
DE102009010883B4 (de) * | 2009-02-27 | 2011-05-26 | Amd Fab 36 Limited Liability Company & Co. Kg | Einstellen eines nicht-Siliziumanteils in einer Halbleiterlegierung während der FET-Transistorherstellung mittels eines Zwischenoxidationsprozesses |
FR2947098A1 (fr) | 2009-06-18 | 2010-12-24 | Commissariat Energie Atomique | Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince |
US20110086444A1 (en) * | 2009-10-14 | 2011-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process for producing substrates free of patterns using an alpha stepper to ensure results |
US8703551B2 (en) * | 2011-05-06 | 2014-04-22 | Globalfoundries Inc. | Process flow to reduce hole defects in P-active regions and to reduce across-wafer threshold voltage scatter |
CN102290369B (zh) * | 2011-09-22 | 2013-12-04 | 中国科学院上海微系统与信息技术研究所 | 一种薄goi晶片及其制备方法 |
US8883598B2 (en) * | 2012-03-05 | 2014-11-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Thin capped channel layers of semiconductor devices and methods of forming the same |
CN104078407B (zh) * | 2013-03-29 | 2018-12-04 | 济南晶正电子科技有限公司 | 薄膜和制造薄膜的方法 |
US9324843B2 (en) | 2014-09-05 | 2016-04-26 | International Business Machines Corporation | High germanium content silicon germanium fins |
KR102259328B1 (ko) | 2014-10-10 | 2021-06-02 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
US9608067B2 (en) * | 2015-03-30 | 2017-03-28 | International Business Machines Corporation | Hybrid aspect ratio trapping |
KR102326316B1 (ko) | 2015-04-10 | 2021-11-16 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
CN106257631A (zh) * | 2015-06-18 | 2016-12-28 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制造方法、电子装置 |
US9818761B2 (en) | 2015-06-25 | 2017-11-14 | International Business Machines Corporation | Selective oxidation for making relaxed silicon germanium on insulator structures |
US9362311B1 (en) | 2015-07-24 | 2016-06-07 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device |
US9530669B1 (en) * | 2015-11-30 | 2016-12-27 | International Business Machines Corporation | Method of making a semiconductor device having a semiconductor material on a relaxed semiconductor including replacing a strained, selective etchable material, with a low density dielectric in a cavity |
US9570298B1 (en) | 2015-12-09 | 2017-02-14 | International Business Machines Corporation | Localized elastic strain relaxed buffer |
FR3061803B1 (fr) * | 2017-01-11 | 2019-08-16 | Soitec | Substrat pour capteur d'image de type face avant et procede de fabrication d'un tel substrat |
FR3061988B1 (fr) * | 2017-01-13 | 2019-11-01 | Soitec | Procede de lissage de surface d'un substrat semiconducteur sur isolant |
CN111551762A (zh) * | 2020-05-14 | 2020-08-18 | 中国电子科技集团公司第二十四研究所 | 一种基于原位腐蚀的锗外延层缺陷密度检测方法 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07169777A (ja) * | 1993-07-01 | 1995-07-04 | Gi Corp | 半導体デバイス作製用材料とその形成法 |
JPH10308503A (ja) * | 1997-04-30 | 1998-11-17 | Internatl Business Mach Corp <Ibm> | 絶縁体上にひずみ層を形成する方法 |
JP2000243946A (ja) * | 1998-12-24 | 2000-09-08 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
JP2001351869A (ja) * | 2000-06-09 | 2001-12-21 | Mitsubishi Materials Silicon Corp | シリコンウェーハおよびその製造方法 |
JP2002289533A (ja) * | 2001-03-26 | 2002-10-04 | Kentaro Sawano | 半導体表面の研磨方法、半導体デバイスの製造方法および半導体デバイス |
JP2002324805A (ja) * | 2001-03-30 | 2002-11-08 | Internatl Business Mach Corp <Ibm> | ヘテロ接合バイポーラ・トランジスタの製造方法 |
JP2003109901A (ja) * | 2001-09-28 | 2003-04-11 | Sumitomo Mitsubishi Silicon Corp | 半導体基板の製造方法及び電界効果型トランジスタの製造方法並びに半導体基板及び電界効果型トランジスタ |
JP2004363199A (ja) * | 2003-06-02 | 2004-12-24 | Sumitomo Mitsubishi Silicon Corp | 半導体基板の製造方法 |
JP2005044892A (ja) * | 2003-07-24 | 2005-02-17 | Toshiba Corp | Sgoi基板の製造方法およびひずみsoi基板の製造方法 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4409260A (en) * | 1979-08-15 | 1983-10-11 | Hughes Aircraft Company | Process for low-temperature surface layer oxidation of a semiconductor substrate |
JP3361922B2 (ja) * | 1994-09-13 | 2003-01-07 | 株式会社東芝 | 半導体装置 |
US6066576A (en) * | 1997-06-04 | 2000-05-23 | Micron Technology, Inc. | Method for forming oxide using high pressure |
FR2773177B1 (fr) * | 1997-12-29 | 2000-03-17 | France Telecom | Procede d'obtention d'une couche de germanium ou silicium monocristallin sur un substrat de silicium ou germanium monocristallin, respectivement, et produits multicouches obtenus |
US6346453B1 (en) * | 2000-01-27 | 2002-02-12 | Sige Microsystems Inc. | Method of producing a SI-GE base heterojunction bipolar device |
US6524935B1 (en) * | 2000-09-29 | 2003-02-25 | International Business Machines Corporation | Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique |
US6890835B1 (en) * | 2000-10-19 | 2005-05-10 | International Business Machines Corporation | Layer transfer of low defect SiGe using an etch-back process |
TWI313059B (ja) * | 2000-12-08 | 2009-08-01 | Sony Corporatio | |
US6448152B1 (en) * | 2001-02-20 | 2002-09-10 | Silicon Genesis Corporation | Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer |
US6646322B2 (en) * | 2001-03-02 | 2003-11-11 | Amberwave Systems Corporation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US20020168802A1 (en) * | 2001-05-14 | 2002-11-14 | Hsu Sheng Teng | SiGe/SOI CMOS and method of making the same |
US6855436B2 (en) * | 2003-05-30 | 2005-02-15 | International Business Machines Corporation | Formation of silicon-germanium-on-insulator (SGOI) by an integral high temperature SIMOX-Ge interdiffusion anneal |
US6593625B2 (en) | 2001-06-12 | 2003-07-15 | International Business Machines Corporation | Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing |
JP2003158250A (ja) * | 2001-10-30 | 2003-05-30 | Sharp Corp | SiGe/SOIのCMOSおよびその製造方法 |
US6805962B2 (en) | 2002-01-23 | 2004-10-19 | International Business Machines Corporation | Method of creating high-quality relaxed SiGe-on-insulator for strained Si CMOS applications |
US7026249B2 (en) * | 2003-05-30 | 2006-04-11 | International Business Machines Corporation | SiGe lattice engineering using a combination of oxidation, thinning and epitaxial regrowth |
CN100459072C (zh) * | 2004-01-16 | 2009-02-04 | 国际商业机器公司 | 具有高驰豫和低堆垛层错缺陷密度的薄sgoi晶片的制作方法 |
US7235812B2 (en) * | 2004-09-13 | 2007-06-26 | International Business Machines Corporation | Method of creating defect free high Ge content (>25%) SiGe-on-insulator (SGOI) substrates using wafer bonding techniques |
-
2004
- 2004-01-16 CN CNB2004800405182A patent/CN100459072C/zh not_active Expired - Fee Related
- 2004-01-16 JP JP2006549218A patent/JP4686480B2/ja not_active Expired - Fee Related
- 2004-01-16 AT AT04703076T patent/ATE552611T1/de active
- 2004-01-16 KR KR1020067013849A patent/KR100925310B1/ko not_active IP Right Cessation
- 2004-01-16 US US10/597,066 patent/US7550370B2/en not_active Expired - Fee Related
- 2004-01-16 WO PCT/US2004/001555 patent/WO2005078786A1/en active Application Filing
- 2004-01-16 EP EP04703076A patent/EP1709671B1/en not_active Expired - Lifetime
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07169777A (ja) * | 1993-07-01 | 1995-07-04 | Gi Corp | 半導体デバイス作製用材料とその形成法 |
JPH10308503A (ja) * | 1997-04-30 | 1998-11-17 | Internatl Business Mach Corp <Ibm> | 絶縁体上にひずみ層を形成する方法 |
JP2000243946A (ja) * | 1998-12-24 | 2000-09-08 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
JP2001351869A (ja) * | 2000-06-09 | 2001-12-21 | Mitsubishi Materials Silicon Corp | シリコンウェーハおよびその製造方法 |
JP2002289533A (ja) * | 2001-03-26 | 2002-10-04 | Kentaro Sawano | 半導体表面の研磨方法、半導体デバイスの製造方法および半導体デバイス |
JP2002324805A (ja) * | 2001-03-30 | 2002-11-08 | Internatl Business Mach Corp <Ibm> | ヘテロ接合バイポーラ・トランジスタの製造方法 |
JP2003109901A (ja) * | 2001-09-28 | 2003-04-11 | Sumitomo Mitsubishi Silicon Corp | 半導体基板の製造方法及び電界効果型トランジスタの製造方法並びに半導体基板及び電界効果型トランジスタ |
JP2004363199A (ja) * | 2003-06-02 | 2004-12-24 | Sumitomo Mitsubishi Silicon Corp | 半導体基板の製造方法 |
JP2005044892A (ja) * | 2003-07-24 | 2005-02-17 | Toshiba Corp | Sgoi基板の製造方法およびひずみsoi基板の製造方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007169785A (ja) * | 2005-12-19 | 2007-07-05 | Rohm & Haas Electronic Materials Llc | 有機金属組成物 |
JP2008153545A (ja) * | 2006-12-19 | 2008-07-03 | Shin Etsu Handotai Co Ltd | 歪Si基板の製造方法 |
JP2013055231A (ja) * | 2011-09-05 | 2013-03-21 | Shin Etsu Handotai Co Ltd | エピタキシャルウェーハの製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US7550370B2 (en) | 2009-06-23 |
JP4686480B2 (ja) | 2011-05-25 |
WO2005078786A1 (en) | 2005-08-25 |
US20070128840A1 (en) | 2007-06-07 |
EP1709671A1 (en) | 2006-10-11 |
KR100925310B1 (ko) | 2009-11-04 |
CN1906742A (zh) | 2007-01-31 |
CN100459072C (zh) | 2009-02-04 |
KR20060123471A (ko) | 2006-12-01 |
EP1709671B1 (en) | 2012-04-04 |
ATE552611T1 (de) | 2012-04-15 |
EP1709671A4 (en) | 2010-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4686480B2 (ja) | 高度な緩和及び低い積層欠陥密度を有する薄いSiGeオン・インシュレータ(SGOI)ウェハを形成する方法。 | |
US7416909B2 (en) | Methods for preserving strained semiconductor substrate layers during CMOS processing | |
US7405142B2 (en) | Semiconductor substrate and field-effect transistor, and manufacturing method for same | |
JP5018066B2 (ja) | 歪Si基板の製造方法 | |
US10115826B2 (en) | Semiconductor structure and the manufacturing method thereof | |
JP6204749B2 (ja) | 歪みGeフィン構造の製造方法 | |
US20040026765A1 (en) | Semiconductor devices having strained dual channel layers | |
US7022593B2 (en) | SiGe rectification process | |
WO2006007396A1 (en) | Strained silicon-on-silicon by wafer bonding and layer transfer | |
KR20060080555A (ko) | 실리콘-게르마늄층을 가진 반도체 웨이퍼 및 그 제조 방법 | |
US7198997B2 (en) | Method for producing semiconductor substrate, method for producing field effect transistor, semiconductor substrate, and field effect transistor | |
US20050280081A1 (en) | Semiconductor devices having bonded interfaces and methods for making the same | |
JP2004342976A (ja) | 半導体基板の製造方法 | |
JP2008130726A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091124 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100219 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100622 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100907 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101005 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101220 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110208 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110214 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140218 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |