JP2007515072A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007515072A5 JP2007515072A5 JP2006545545A JP2006545545A JP2007515072A5 JP 2007515072 A5 JP2007515072 A5 JP 2007515072A5 JP 2006545545 A JP2006545545 A JP 2006545545A JP 2006545545 A JP2006545545 A JP 2006545545A JP 2007515072 A5 JP2007515072 A5 JP 2007515072A5
- Authority
- JP
- Japan
- Prior art keywords
- conductive layer
- forming
- type region
- layer
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000009792 diffusion process Methods 0.000 claims 9
- 238000000034 method Methods 0.000 claims 9
- 150000003377 silicon compounds Chemical class 0.000 claims 6
- 239000000758 substrate Substances 0.000 claims 4
- 229910052751 metal Inorganic materials 0.000 claims 2
- 239000002184 metal Substances 0.000 claims 2
- 238000000059 patterning Methods 0.000 claims 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims 2
- 229910052721 tungsten Inorganic materials 0.000 claims 2
- 239000010937 tungsten Substances 0.000 claims 2
- 238000004519 manufacturing process Methods 0.000 claims 1
- 230000000873 masking effect Effects 0.000 claims 1
Images
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US53014603P | 2003-12-17 | 2003-12-17 | |
| PCT/US2004/042752 WO2005059968A2 (en) | 2003-12-17 | 2004-12-17 | Integrated circuit fuse and method of fabrication |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007515072A JP2007515072A (ja) | 2007-06-07 |
| JP2007515072A5 true JP2007515072A5 (enExample) | 2008-02-07 |
Family
ID=34700102
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006545545A Withdrawn JP2007515072A (ja) | 2003-12-17 | 2004-12-17 | 集積回路ヒューズおよびその製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20050133882A1 (enExample) |
| EP (1) | EP1702361A2 (enExample) |
| JP (1) | JP2007515072A (enExample) |
| CN (1) | CN1894793A (enExample) |
| WO (1) | WO2005059968A2 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7146217B2 (en) * | 2000-07-13 | 2006-12-05 | Northstar Neuroscience, Inc. | Methods and apparatus for effectuating a change in a neural-function of a patient |
| US20050258505A1 (en) * | 2004-05-20 | 2005-11-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mixed implantation on polysilicon fuse for CMOS technology |
| US7915093B1 (en) * | 2006-10-24 | 2011-03-29 | National Semiconductor Corporation | System and method for manufacturing an integrated circuit anti-fuse in conjunction with a tungsten plug process |
| US9917052B2 (en) * | 2015-11-25 | 2018-03-13 | International Business Machines Corporation | Method of fabricating anti-fuse for silicon on insulator devices |
| JP6926806B2 (ja) * | 2017-08-09 | 2021-08-25 | 富士電機株式会社 | 半導体装置及びその製造方法 |
| JP2020155727A (ja) * | 2019-03-22 | 2020-09-24 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置及びこれを備えた電子機器 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5015604A (en) * | 1989-08-18 | 1991-05-14 | North American Philips Corp., Signetics Division | Fabrication method using oxidation to control size of fusible link |
| US5384727A (en) * | 1993-11-08 | 1995-01-24 | Advanced Micro Devices, Inc. | Fuse trimming in plastic package devices |
| US5622892A (en) * | 1994-06-10 | 1997-04-22 | International Business Machines Corporation | Method of making a self cooling electrically programmable fuse |
| US6033939A (en) * | 1998-04-21 | 2000-03-07 | International Business Machines Corporation | Method for providing electrically fusible links in copper interconnection |
| US5973977A (en) * | 1998-07-06 | 1999-10-26 | Pmc-Sierra Ltd. | Poly fuses in CMOS integrated circuits |
| US6031275A (en) * | 1998-12-15 | 2000-02-29 | National Semiconductor Corporation | Antifuse with a silicide layer overlying a diffusion region |
| US6323534B1 (en) * | 1999-04-16 | 2001-11-27 | Micron Technology, Inc. | Fuse for use in a semiconductor device |
| JP3445536B2 (ja) * | 1999-10-04 | 2003-09-08 | 三洋電機株式会社 | 半導体装置 |
| US6624499B2 (en) * | 2002-02-28 | 2003-09-23 | Infineon Technologies Ag | System for programming fuse structure by electromigration of silicide enhanced by creating temperature gradient |
| US6815800B2 (en) * | 2002-12-09 | 2004-11-09 | Micrel, Inc. | Bipolar junction transistor with reduced parasitic bipolar conduction |
| US6911360B2 (en) * | 2003-04-29 | 2005-06-28 | Freescale Semiconductor, Inc. | Fuse and method for forming |
| US6933591B1 (en) * | 2003-10-16 | 2005-08-23 | Altera Corporation | Electrically-programmable integrated circuit fuses and sensing circuits |
| JP4004484B2 (ja) * | 2004-03-31 | 2007-11-07 | シャープ株式会社 | 固体撮像素子の製造方法 |
-
2004
- 2004-12-17 JP JP2006545545A patent/JP2007515072A/ja not_active Withdrawn
- 2004-12-17 WO PCT/US2004/042752 patent/WO2005059968A2/en not_active Ceased
- 2004-12-17 US US11/015,890 patent/US20050133882A1/en not_active Abandoned
- 2004-12-17 CN CNA2004800376194A patent/CN1894793A/zh active Pending
- 2004-12-17 EP EP04814886A patent/EP1702361A2/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW262584B (enExample) | ||
| JP3926011B2 (ja) | 半導体装置の設計方法 | |
| KR101354585B1 (ko) | 반도체 장치 및 그 형성 방법 | |
| KR980006243A (ko) | 반도체 장치 및 그 제조방법 | |
| JP2007080978A5 (enExample) | ||
| JP2007515072A5 (enExample) | ||
| JP4227341B2 (ja) | 半導体集積回路の構造及びその製造方法 | |
| JP4493596B2 (ja) | 半導体装置 | |
| EP0903789A2 (en) | Nonvolatile semiconductor storage apparatus and production method of the same | |
| KR100250744B1 (ko) | 반도체 소자의 폴리사이드층 형성 방법 | |
| WO2005059968A3 (en) | Integrated circuit fuse and method of fabrication | |
| JPS6381948A (ja) | 多層配線半導体装置 | |
| US6232670B1 (en) | Semiconductor memory device and method of fabricating the same | |
| JPS6110268A (ja) | 相補型mos半導体装置の製造方法 | |
| JPH0541481A (ja) | 半導体集積回路 | |
| JP2004335608A (ja) | 半導体装置 | |
| EP1447848A3 (en) | Semi conductor integrated circuit including anti-fuse and method for manufacturing the same | |
| JPH09270425A (ja) | 半導体装置及びその製造方法 | |
| JP2993041B2 (ja) | 相補型mos半導体装置 | |
| JP4305605B2 (ja) | 半導体集積回路装置の製造方法 | |
| JP2534496B2 (ja) | 半導体装置の製造方法 | |
| JPS59154056A (ja) | 半導体装置 | |
| JPH021161A (ja) | 半導体集積回路 | |
| JPS5982760A (ja) | 相補型半導体集積回路装置 | |
| JP2005228920A (ja) | アンチヒューズ素子、およびその製造方法、ならびにその書き込み方法 |