JP2006520089A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006520089A5 JP2006520089A5 JP2005500831A JP2005500831A JP2006520089A5 JP 2006520089 A5 JP2006520089 A5 JP 2006520089A5 JP 2005500831 A JP2005500831 A JP 2005500831A JP 2005500831 A JP2005500831 A JP 2005500831A JP 2006520089 A5 JP2006520089 A5 JP 2006520089A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor layer
- layer
- bonded
- substrate
- selectively
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000010410 layer Substances 0.000 claims 119
- 239000004065 semiconductor Substances 0.000 claims 86
- 239000000758 substrate Substances 0.000 claims 38
- 238000000034 method Methods 0.000 claims 27
- 230000008878 coupling Effects 0.000 claims 21
- 238000010168 coupling process Methods 0.000 claims 21
- 238000005859 coupling reaction Methods 0.000 claims 21
- 238000004519 manufacturing process Methods 0.000 claims 6
- 239000002346 layers by function Substances 0.000 claims 5
- 238000003745 diagnosis Methods 0.000 claims 3
- 238000005468 ion implantation Methods 0.000 claims 1
- 238000005304 joining Methods 0.000 claims 1
- 230000003287 optical effect Effects 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US42812502P | 2002-11-20 | 2002-11-20 | |
| PCT/US2003/037304 WO2004112089A2 (en) | 2002-11-20 | 2003-11-20 | Method and system for fabricating multi layer devices on a substrate |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006520089A JP2006520089A (ja) | 2006-08-31 |
| JP2006520089A5 true JP2006520089A5 (enExample) | 2007-01-11 |
Family
ID=33551213
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005500831A Withdrawn JP2006520089A (ja) | 2002-11-20 | 2003-11-20 | 基板上に多層素子を製造する方法およびシステム |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US7056751B2 (enExample) |
| EP (1) | EP1573788A3 (enExample) |
| JP (1) | JP2006520089A (enExample) |
| KR (1) | KR20050083935A (enExample) |
| CN (1) | CN1742358A (enExample) |
| AU (1) | AU2003304218A1 (enExample) |
| TW (3) | TW200421497A (enExample) |
| WO (1) | WO2004112089A2 (enExample) |
Families Citing this family (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2839505B1 (fr) * | 2002-05-07 | 2005-07-15 | Univ Claude Bernard Lyon | Procede pour modifier les proprietes d'une couche mince et substrat faisant application du procede |
| US7659631B2 (en) * | 2006-10-12 | 2010-02-09 | Hewlett-Packard Development Company, L.P. | Interconnection between different circuit types |
| US20090026524A1 (en) * | 2007-07-27 | 2009-01-29 | Franz Kreupl | Stacked Circuits |
| EP2483075A1 (en) * | 2009-09-30 | 2012-08-08 | Mycrolab Diagnostics Pty Ltd | Selective bond reduction in microfluidic devices |
| KR101348655B1 (ko) * | 2010-03-24 | 2014-01-08 | 한국전자통신연구원 | 미세유체 제어 장치 및 그 제조 방법 |
| US8829329B2 (en) * | 2010-08-18 | 2014-09-09 | International Business Machines Corporation | Solar cell and battery 3D integration |
| DE102010041763A1 (de) | 2010-09-30 | 2012-04-05 | Siemens Aktiengesellschaft | Mikromechanisches Substrat |
| US10543662B2 (en) | 2012-02-08 | 2020-01-28 | Corning Incorporated | Device modified substrate article and methods for making |
| US9340443B2 (en) | 2012-12-13 | 2016-05-17 | Corning Incorporated | Bulk annealing of glass sheets |
| US10086584B2 (en) | 2012-12-13 | 2018-10-02 | Corning Incorporated | Glass articles and methods for controlled bonding of glass sheets with carriers |
| TWI617437B (zh) | 2012-12-13 | 2018-03-11 | 康寧公司 | 促進控制薄片與載體間接合之處理 |
| US10014177B2 (en) | 2012-12-13 | 2018-07-03 | Corning Incorporated | Methods for processing electronic devices |
| US10510576B2 (en) | 2013-10-14 | 2019-12-17 | Corning Incorporated | Carrier-bonding methods and articles for semiconductor and interposer processing |
| JP6770432B2 (ja) | 2014-01-27 | 2020-10-14 | コーニング インコーポレイテッド | 薄いシートの担体との制御された結合のための物品および方法 |
| CN106457758B (zh) | 2014-04-09 | 2018-11-16 | 康宁股份有限公司 | 装置改性的基材制品及其制备方法 |
| EP3297824A1 (en) | 2015-05-19 | 2018-03-28 | Corning Incorporated | Articles and methods for bonding sheets with carriers |
| EP3313799B1 (en) | 2015-06-26 | 2022-09-07 | Corning Incorporated | Methods and articles including a sheet and a carrier |
| US20170186730A1 (en) * | 2015-12-26 | 2017-06-29 | Invensas Corporation | System and method for providing 3d wafer assembly with known-good-dies |
| KR102627237B1 (ko) * | 2016-06-01 | 2024-01-23 | 퀀텀-에스아이 인코포레이티드 | 분자들을 검출 및 분석하기 위한 통합 디바이스 |
| TW201825623A (zh) | 2016-08-30 | 2018-07-16 | 美商康寧公司 | 用於片材接合的矽氧烷電漿聚合物 |
| TWI810161B (zh) | 2016-08-31 | 2023-08-01 | 美商康寧公司 | 具以可控制式黏結的薄片之製品及製作其之方法 |
| JP7260523B2 (ja) | 2017-08-18 | 2023-04-18 | コーニング インコーポレイテッド | ポリカチオン性高分子を使用した一時的結合 |
| CN111615567B (zh) | 2017-12-15 | 2023-04-14 | 康宁股份有限公司 | 用于处理基板的方法和用于制备包括粘合片材的制品的方法 |
| US11315789B2 (en) * | 2019-04-24 | 2022-04-26 | Tokyo Electron Limited | Method and structure for low density silicon oxide for fusion bonding and debonding |
| JP7367055B2 (ja) | 2020-02-20 | 2023-10-23 | 長江存儲科技有限責任公司 | Xtackingアーキテクチャを有するDRAMメモリデバイス |
| US11829077B2 (en) * | 2020-12-11 | 2023-11-28 | Kla Corporation | System and method for determining post bonding overlay |
| JP7636977B2 (ja) | 2021-06-24 | 2025-02-27 | 浜松ホトニクス株式会社 | X線発生装置 |
| JP7097480B1 (ja) * | 2021-06-24 | 2022-07-07 | 浜松ホトニクス株式会社 | X線管、x線発生装置、及び窓部材の製造方法 |
| JP7636118B2 (ja) * | 2021-07-15 | 2025-02-26 | 株式会社ディスコ | 積層デバイスウェーハの形成方法 |
| US11782411B2 (en) | 2021-07-28 | 2023-10-10 | Kla Corporation | System and method for mitigating overlay distortion patterns caused by a wafer bonding tool |
| US12645152B2 (en) | 2021-07-28 | 2026-06-02 | Kla Corporation | System and method for optimizing through silicon via overlay |
| US12644696B2 (en) | 2021-07-28 | 2026-06-02 | Kla Corporation | System and method for detecting particle contamination on a bonding tool |
| CN114035030B (zh) * | 2021-11-05 | 2023-10-24 | 爱迪特(秦皇岛)科技股份有限公司 | 一种测试组件 |
| US12674662B2 (en) | 2022-09-16 | 2026-07-07 | KLA Coporation | System and method for acquiring alignment measurements of structures of a bonded sample |
| CN116387256A (zh) * | 2023-04-26 | 2023-07-04 | 上海易卜半导体有限公司 | 芯片堆栈及制备方法 |
| CN119275214B (zh) * | 2024-12-10 | 2025-02-25 | 电子科技大学 | 一种用于腐蚀工艺监控的表征器件 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63155731A (ja) * | 1986-12-19 | 1988-06-28 | Agency Of Ind Science & Technol | 半導体装置 |
| US5094697A (en) * | 1989-06-16 | 1992-03-10 | Canon Kabushiki Kaisha | Photovoltaic device and method for producing the same |
| JP3214631B2 (ja) * | 1992-01-31 | 2001-10-02 | キヤノン株式会社 | 半導体基体及びその作製方法 |
| JP4126747B2 (ja) * | 1998-02-27 | 2008-07-30 | セイコーエプソン株式会社 | 3次元デバイスの製造方法 |
| US6133582A (en) * | 1998-05-14 | 2000-10-17 | Lightspeed Semiconductor Corporation | Methods and apparatuses for binning partially completed integrated circuits based upon test results |
| JP5121103B2 (ja) * | 2000-09-14 | 2013-01-16 | 株式会社半導体エネルギー研究所 | 半導体装置、半導体装置の作製方法及び電気器具 |
| US6965895B2 (en) * | 2001-07-16 | 2005-11-15 | Applied Materials, Inc. | Method and apparatus for analyzing manufacturing data |
-
2003
- 2003-11-20 EP EP03816310A patent/EP1573788A3/en active Pending
- 2003-11-20 AU AU2003304218A patent/AU2003304218A1/en not_active Abandoned
- 2003-11-20 WO PCT/US2003/037304 patent/WO2004112089A2/en not_active Ceased
- 2003-11-20 JP JP2005500831A patent/JP2006520089A/ja not_active Withdrawn
- 2003-11-20 TW TW092132597A patent/TW200421497A/zh unknown
- 2003-11-20 CN CNA2003801090448A patent/CN1742358A/zh active Pending
- 2003-11-20 TW TW092132601A patent/TW200428538A/zh unknown
- 2003-11-20 TW TW092132599A patent/TW200423261A/zh unknown
- 2003-11-20 KR KR1020057009160A patent/KR20050083935A/ko not_active Withdrawn
- 2003-11-20 US US10/719,666 patent/US7056751B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12033983B2 (en) | Method for interconnecting stacked semiconductor devices | |
| TWI392054B (zh) | 用於三維電子模組之集體式製造的製程 | |
| TWI527179B (zh) | 藉由通孔垂直互連三維電子模組之方法 | |
| JP5567346B2 (ja) | 積重ねパッケージ | |
| JP5432604B2 (ja) | 積層チップパッケージの製造方法 | |
| US20130126991A1 (en) | Micromechanical functional apparatus, particularly a loudspeaker apparatus, and appropriate method of manufacture | |
| US20120187577A1 (en) | Direct Edge Connection for Multi-Chip Integrated Circuits | |
| CN1708840A (zh) | 三维器件制造方法 | |
| TW200421497A (en) | Method and system for increasing yield of vertically integrated devices | |
| WO2017200637A1 (en) | Systems and methods for aligning and coupling semiconductor structures | |
| JP2006165546A (ja) | センサ用積層型電子部品 | |
| WO2007037106A1 (ja) | 三次元積層構造を持つ集積回路装置の製造方法 | |
| US8173908B2 (en) | Device interconnects | |
| US7786573B2 (en) | Packaging chip having interconnection electrodes directly connected to plural wafers | |
| JP2002141459A (ja) | 半導体装置および製造方法 | |
| CN104517934B (zh) | 用于互连堆叠的半导体器件的方法 | |
| JP2017526178A (ja) | Soiウエハ中に複数の活性層を備えた半導体構造 | |
| TWI352386B (en) | A wafer dicing method | |
| CN109713013B (zh) | 半导体叠层结构及其制造方法 | |
| KR20080005887A (ko) | 저항막 방식 터치스크린 및 그것의 제조방법 | |
| CN1801486A (zh) | 用于电子封装的直通晶片连接的大表面积铝焊接垫 | |
| JP2000208702A (ja) | 半導体装置およびその製造方法 | |
| JP2017224847A (ja) | 半導体組立体及び半導体組立体の製造方法 |