JP2006054251A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2006054251A JP2006054251A JP2004233405A JP2004233405A JP2006054251A JP 2006054251 A JP2006054251 A JP 2006054251A JP 2004233405 A JP2004233405 A JP 2004233405A JP 2004233405 A JP2004233405 A JP 2004233405A JP 2006054251 A JP2006054251 A JP 2006054251A
- Authority
- JP
- Japan
- Prior art keywords
- film
- interlayer insulating
- insulating film
- forming
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32051—Deposition of metallic or metal-silicide layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- ing And Chemical Polishing (AREA)
- Weting (AREA)
- Cleaning Or Drying Semiconductors (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004233405A JP2006054251A (ja) | 2004-08-10 | 2004-08-10 | 半導体装置の製造方法 |
| TW094126554A TW200618093A (en) | 2004-08-10 | 2005-08-04 | Method for manufacturing semiconductor device |
| US11/199,241 US20060051969A1 (en) | 2004-08-10 | 2005-08-09 | Semiconductor device fabrication method |
| US11/501,109 US20070054482A1 (en) | 2004-08-10 | 2006-08-09 | Semiconductor device fabrication method |
| US12/509,597 US20090286391A1 (en) | 2004-08-10 | 2009-07-27 | Semiconductor device fabrication method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004233405A JP2006054251A (ja) | 2004-08-10 | 2004-08-10 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006054251A true JP2006054251A (ja) | 2006-02-23 |
| JP2006054251A5 JP2006054251A5 (enExample) | 2006-12-21 |
Family
ID=35996822
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004233405A Pending JP2006054251A (ja) | 2004-08-10 | 2004-08-10 | 半導体装置の製造方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20060051969A1 (enExample) |
| JP (1) | JP2006054251A (enExample) |
| TW (1) | TW200618093A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2019192906A (ja) * | 2018-03-02 | 2019-10-31 | マイクロマテリアルズ エルエルシー | 金属酸化物を除去する方法 |
| CN110875276A (zh) * | 2018-08-30 | 2020-03-10 | 瑞萨电子株式会社 | 半导体器件 |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4734090B2 (ja) * | 2005-10-31 | 2011-07-27 | 株式会社東芝 | 半導体装置の製造方法 |
| KR20100079221A (ko) * | 2008-12-31 | 2010-07-08 | 주식회사 동부하이텍 | 반도체 소자의 구리 배선 형성 방법 |
| US8222160B2 (en) * | 2010-11-30 | 2012-07-17 | Kabushiki Kaisha Toshiba | Metal containing sacrifice material and method of damascene wiring formation |
| US10460984B2 (en) | 2015-04-15 | 2019-10-29 | Semiconductor Energy Laboratory Co., Ltd. | Method for fabricating electrode and semiconductor device |
| US9679807B1 (en) * | 2015-11-20 | 2017-06-13 | Globalfoundries Inc. | Method, apparatus, and system for MOL interconnects without titanium liner |
| CN112864086A (zh) * | 2019-11-28 | 2021-05-28 | 长鑫存储技术有限公司 | 导电互连结构及其制备方法 |
| CN113314457B (zh) * | 2020-02-27 | 2023-04-18 | 长鑫存储技术有限公司 | 半导体结构的形成方法及半导体结构 |
| CN113380693A (zh) * | 2020-03-10 | 2021-09-10 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构的形成方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5739579A (en) * | 1992-06-29 | 1998-04-14 | Intel Corporation | Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections |
| KR100221656B1 (ko) * | 1996-10-23 | 1999-09-15 | 구본준 | 배선 형성 방법 |
| US6417112B1 (en) * | 1998-07-06 | 2002-07-09 | Ekc Technology, Inc. | Post etch cleaning composition and process for dual damascene system |
| JP3883706B2 (ja) * | 1998-07-31 | 2007-02-21 | シャープ株式会社 | エッチング方法、及び薄膜トランジスタマトリックス基板の製造方法 |
| TW503522B (en) * | 2001-09-04 | 2002-09-21 | Nanya Plastics Corp | Method for preventing short circuit between metal conduction wires |
| US6812156B2 (en) * | 2002-07-02 | 2004-11-02 | Taiwan Semiconductor Manufacturing Co., Ltd | Method to reduce residual particulate contamination in CVD and PVD semiconductor wafer manufacturing |
-
2004
- 2004-08-10 JP JP2004233405A patent/JP2006054251A/ja active Pending
-
2005
- 2005-08-04 TW TW094126554A patent/TW200618093A/zh unknown
- 2005-08-09 US US11/199,241 patent/US20060051969A1/en not_active Abandoned
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2019192906A (ja) * | 2018-03-02 | 2019-10-31 | マイクロマテリアルズ エルエルシー | 金属酸化物を除去する方法 |
| CN110875276A (zh) * | 2018-08-30 | 2020-03-10 | 瑞萨电子株式会社 | 半导体器件 |
Also Published As
| Publication number | Publication date |
|---|---|
| TW200618093A (en) | 2006-06-01 |
| US20060051969A1 (en) | 2006-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10002784B2 (en) | Via corner engineering in trench-first dual damascene process | |
| US7871923B2 (en) | Self-aligned air-gap in interconnect structures | |
| TWI660457B (zh) | 具有減少低-k介電質損壞的鑲嵌結構之製程 | |
| JP2006041519A (ja) | デュアルダマシン配線の製造方法 | |
| JP2012209287A (ja) | 半導体装置および半導体装置の製造方法 | |
| TW201913762A (zh) | 半導體裝置的形成方法與半導體裝置 | |
| US10062645B2 (en) | Interconnect structure for semiconductor devices | |
| JP5193542B2 (ja) | 半導体装置の製造方法 | |
| US8980745B1 (en) | Interconnect structures and methods of forming same | |
| US20170148735A1 (en) | Interconnect Structure for Semiconductor Devices | |
| JP2005340808A (ja) | 半導体装置のバリア構造 | |
| JP2006054251A (ja) | 半導体装置の製造方法 | |
| KR100783868B1 (ko) | 반도체장치의 제조방법 및 반도체장치 | |
| KR100852207B1 (ko) | 절연막 제거방법 및 금속 배선 형성방법 | |
| JP4523351B2 (ja) | 半導体装置の製造方法 | |
| KR101077711B1 (ko) | 반도체 디바이스 제조 방법 | |
| JP4638139B2 (ja) | 半導体素子の金属配線形成方法 | |
| JP2008544524A (ja) | 半導体素子における銅の層剥離の回避 | |
| KR100831981B1 (ko) | 반도체 소자의 콘택플러그 제조 방법 | |
| KR101103550B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
| JP4237008B2 (ja) | 半導体装置の製造方法 | |
| JP3774399B2 (ja) | デュアルダマシン構造体及びその形成方法、並びに半導体装置及びその製造方法 | |
| JP2007165514A (ja) | 半導体装置の製造方法 | |
| JP4695842B2 (ja) | 半導体装置およびその製造方法 | |
| JP4714659B2 (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061102 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061102 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090119 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090123 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090323 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090410 |