TW200618093A - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- TW200618093A TW200618093A TW094126554A TW94126554A TW200618093A TW 200618093 A TW200618093 A TW 200618093A TW 094126554 A TW094126554 A TW 094126554A TW 94126554 A TW94126554 A TW 94126554A TW 200618093 A TW200618093 A TW 200618093A
- Authority
- TW
- Taiwan
- Prior art keywords
- interlayer insulating
- insulating film
- semiconductor device
- film
- manufacturing semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32051—Deposition of metallic or metal-silicide layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- ing And Chemical Polishing (AREA)
- Weting (AREA)
- Cleaning Or Drying Semiconductors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004233405A JP2006054251A (ja) | 2004-08-10 | 2004-08-10 | 半導体装置の製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW200618093A true TW200618093A (en) | 2006-06-01 |
Family
ID=35996822
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW094126554A TW200618093A (en) | 2004-08-10 | 2005-08-04 | Method for manufacturing semiconductor device |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20060051969A1 (enExample) |
| JP (1) | JP2006054251A (enExample) |
| TW (1) | TW200618093A (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4734090B2 (ja) * | 2005-10-31 | 2011-07-27 | 株式会社東芝 | 半導体装置の製造方法 |
| KR20100079221A (ko) * | 2008-12-31 | 2010-07-08 | 주식회사 동부하이텍 | 반도체 소자의 구리 배선 형성 방법 |
| US8222160B2 (en) * | 2010-11-30 | 2012-07-17 | Kabushiki Kaisha Toshiba | Metal containing sacrifice material and method of damascene wiring formation |
| US10460984B2 (en) | 2015-04-15 | 2019-10-29 | Semiconductor Energy Laboratory Co., Ltd. | Method for fabricating electrode and semiconductor device |
| US9679807B1 (en) * | 2015-11-20 | 2017-06-13 | Globalfoundries Inc. | Method, apparatus, and system for MOL interconnects without titanium liner |
| TW201939628A (zh) * | 2018-03-02 | 2019-10-01 | 美商微材料有限責任公司 | 移除金屬氧化物的方法 |
| JP7015754B2 (ja) * | 2018-08-30 | 2022-02-03 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| CN112864086A (zh) * | 2019-11-28 | 2021-05-28 | 长鑫存储技术有限公司 | 导电互连结构及其制备方法 |
| CN113314457B (zh) | 2020-02-27 | 2023-04-18 | 长鑫存储技术有限公司 | 半导体结构的形成方法及半导体结构 |
| CN113380693A (zh) * | 2020-03-10 | 2021-09-10 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构的形成方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5739579A (en) * | 1992-06-29 | 1998-04-14 | Intel Corporation | Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections |
| KR100221656B1 (ko) * | 1996-10-23 | 1999-09-15 | 구본준 | 배선 형성 방법 |
| US6417112B1 (en) * | 1998-07-06 | 2002-07-09 | Ekc Technology, Inc. | Post etch cleaning composition and process for dual damascene system |
| JP3883706B2 (ja) * | 1998-07-31 | 2007-02-21 | シャープ株式会社 | エッチング方法、及び薄膜トランジスタマトリックス基板の製造方法 |
| TW503522B (en) * | 2001-09-04 | 2002-09-21 | Nanya Plastics Corp | Method for preventing short circuit between metal conduction wires |
| US6812156B2 (en) * | 2002-07-02 | 2004-11-02 | Taiwan Semiconductor Manufacturing Co., Ltd | Method to reduce residual particulate contamination in CVD and PVD semiconductor wafer manufacturing |
-
2004
- 2004-08-10 JP JP2004233405A patent/JP2006054251A/ja active Pending
-
2005
- 2005-08-04 TW TW094126554A patent/TW200618093A/zh unknown
- 2005-08-09 US US11/199,241 patent/US20060051969A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006054251A (ja) | 2006-02-23 |
| US20060051969A1 (en) | 2006-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SG159451A1 (en) | Reliable interconnects | |
| TW200717710A (en) | Method of manufacturing semiconductor device | |
| TW200611312A (en) | Shallow source mosfet | |
| WO2008117395A1 (ja) | 有機半導体素子及びその製造方法 | |
| SG169292A1 (en) | Semiconductor device and production method thereof | |
| SG153720A1 (en) | Semiconductor device and method of forming integrated passive device module | |
| WO2007095061A3 (en) | Device including semiconductor nanocrystals and a layer including a doped organic material and methods | |
| SG149774A1 (en) | Buried contact devices for nitride-based films and manufacture therof | |
| TW200504933A (en) | Method for manufacturing semiconductor device | |
| WO2008057392A3 (en) | Methods of fabricating semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices | |
| SG165231A1 (en) | Semiconductor die and method of forming noise absorbing regions between thvs in peripheral region of the die | |
| TW200614507A (en) | Finfet transistor process | |
| WO2009028578A3 (en) | Semiconductor device including semiconductor constituent and manufacturing method thereof | |
| WO2009059128A3 (en) | Crystalline-thin-film photovoltaic structures and methods for forming the same | |
| TW201130057A (en) | Semiconductor device and manufacturing method thereof | |
| TW200735436A (en) | Organic light emitting transistor element, its manufacturing method, and light emitting display device | |
| ATE514189T1 (de) | Verfahren zur bildung von vorrichtungsstrukturen mit einer selbstausgerichteten schadensschicht | |
| TW200746494A (en) | Light-emitting device, method of producing light-emitting device, exposure unit, and electronic device | |
| EP2230686A3 (en) | Method of manufacturing semiconductor device | |
| TW200735374A (en) | Thin film transistor device and method of manufacturing the same | |
| TW200618093A (en) | Method for manufacturing semiconductor device | |
| TW200709415A (en) | Gate pattern of semiconductor device and method for fabricating the same | |
| JP2010040951A5 (enExample) | ||
| TW200729516A (en) | Semiconductor device and method for fabricating the same | |
| KR20140086494A (ko) | 박막 트랜지스터 및 그의 제조방법 |