JP2005513764A5 - - Google Patents

Download PDF

Info

Publication number
JP2005513764A5
JP2005513764A5 JP2003551823A JP2003551823A JP2005513764A5 JP 2005513764 A5 JP2005513764 A5 JP 2005513764A5 JP 2003551823 A JP2003551823 A JP 2003551823A JP 2003551823 A JP2003551823 A JP 2003551823A JP 2005513764 A5 JP2005513764 A5 JP 2005513764A5
Authority
JP
Japan
Prior art keywords
forming
insulator
layer
polysilicon
fuse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003551823A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005513764A (ja
JP4651941B2 (ja
Filing date
Publication date
Priority claimed from US10/014,064 external-priority patent/US6756255B1/en
Application filed filed Critical
Publication of JP2005513764A publication Critical patent/JP2005513764A/ja
Publication of JP2005513764A5 publication Critical patent/JP2005513764A5/ja
Application granted granted Critical
Publication of JP4651941B2 publication Critical patent/JP4651941B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2003551823A 2001-12-10 2002-12-09 集積型高性能シリサイド凝集ヒューズを有する相補型金属酸化膜半導体の形成方法 Expired - Fee Related JP4651941B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/014,064 US6756255B1 (en) 2001-12-10 2001-12-10 CMOS process with an integrated, high performance, silicide agglomeration fuse
PCT/US2002/039482 WO2003050858A1 (en) 2001-12-10 2002-12-09 Cmos process with an integrated, high performance, silicide agglomeration fuse

Publications (3)

Publication Number Publication Date
JP2005513764A JP2005513764A (ja) 2005-05-12
JP2005513764A5 true JP2005513764A5 (enExample) 2006-02-02
JP4651941B2 JP4651941B2 (ja) 2011-03-16

Family

ID=21763328

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003551823A Expired - Fee Related JP4651941B2 (ja) 2001-12-10 2002-12-09 集積型高性能シリサイド凝集ヒューズを有する相補型金属酸化膜半導体の形成方法

Country Status (9)

Country Link
US (1) US6756255B1 (enExample)
EP (1) EP1451860B1 (enExample)
JP (1) JP4651941B2 (enExample)
KR (1) KR100957601B1 (enExample)
CN (1) CN100352009C (enExample)
AU (1) AU2002357140A1 (enExample)
DE (1) DE60224712T2 (enExample)
TW (1) TWI270961B (enExample)
WO (1) WO2003050858A1 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050124097A1 (en) * 2003-12-05 2005-06-09 Advanced Micro Devices, Inc Integrated circuit with two phase fuse material and method of using and making same
US7645687B2 (en) * 2005-01-20 2010-01-12 Chartered Semiconductor Manufacturing, Ltd. Method to fabricate variable work function gates for FUSI devices
WO2007027607A2 (en) * 2005-08-31 2007-03-08 International Business Machines Corporation Random access electrically programmable-e-fuse rom
US7460003B2 (en) * 2006-03-09 2008-12-02 International Business Machines Corporation Electronic fuse with conformal fuse element formed over a freestanding dielectric spacer
US7288804B2 (en) 2006-03-09 2007-10-30 International Business Machines Corporation Electrically programmable π-shaped fuse structures and methods of fabrication thereof
US7645645B2 (en) * 2006-03-09 2010-01-12 International Business Machines Corporation Electrically programmable fuse structures with terminal portions residing at different heights, and methods of fabrication thereof
US7784009B2 (en) * 2006-03-09 2010-08-24 International Business Machines Corporation Electrically programmable π-shaped fuse structures and design process therefore
US7417300B2 (en) 2006-03-09 2008-08-26 International Business Machines Corporation Electrically programmable fuse structures with narrowed width regions configured to enhance current crowding and methods of fabrication thereof
US7924597B2 (en) * 2007-10-31 2011-04-12 Hewlett-Packard Development Company, L.P. Data storage in circuit elements with changed resistance
US8354304B2 (en) * 2008-12-05 2013-01-15 Stats Chippac, Ltd. Semiconductor device and method of forming conductive posts embedded in photosensitive encapsulant
WO2011024340A1 (ja) * 2009-08-27 2011-03-03 パナソニック株式会社 半導体装置及びその製造方法
US8912626B2 (en) 2011-01-25 2014-12-16 International Business Machines Corporation eFuse and method of fabrication
US12408563B1 (en) * 2020-08-24 2025-09-02 Synopsys, Inc. Superconducting anti-fuse based field programmable gate array

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4042950A (en) * 1976-03-01 1977-08-16 Advanced Micro Devices, Inc. Platinum silicide fuse links for integrated circuit devices
JPS60261154A (ja) * 1984-06-08 1985-12-24 Hitachi Micro Comput Eng Ltd 半導体集積回路装置の製造方法
US4647340A (en) * 1986-03-31 1987-03-03 Ncr Corporation Programmable read only memory using a tungsten fuse
JPH0424945A (ja) * 1990-05-16 1992-01-28 Seiko Instr Inc 半導体装置の製造方法
US5708291A (en) * 1995-09-29 1998-01-13 Intel Corporation Silicide agglomeration fuse device
US6337507B1 (en) * 1995-09-29 2002-01-08 Intel Corporation Silicide agglomeration fuse device with notches to enhance programmability
US5821160A (en) * 1996-06-06 1998-10-13 Motorola, Inc. Method for forming a laser alterable fuse area of a memory cell using an etch stop layer
US5976943A (en) * 1996-12-27 1999-11-02 Vlsi Technology, Inc. Method for bi-layer programmable resistor
FR2760563A1 (fr) * 1997-03-07 1998-09-11 Sgs Thomson Microelectronics Pseudofusible et application a un circuit d'etablissement d'une bascule a la mise sous tension
US6022775A (en) 1998-08-17 2000-02-08 Taiwan Semiconductor Manufacturing Company High effective area capacitor for high density DRAM circuits using silicide agglomeration
US6242790B1 (en) 1999-08-30 2001-06-05 Advanced Micro Devices, Inc. Using polysilicon fuse for IC programming
JP2001077050A (ja) * 1999-08-31 2001-03-23 Toshiba Corp 半導体装置の製造方法
US6391767B1 (en) * 2000-02-11 2002-05-21 Advanced Micro Devices, Inc. Dual silicide process to reduce gate resistance
JP2001326242A (ja) * 2000-05-16 2001-11-22 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
US6642601B2 (en) * 2000-12-18 2003-11-04 Texas Instruments Incorporated Low current substantially silicide fuse for integrated circuits

Similar Documents

Publication Publication Date Title
JP2857006B2 (ja) Mos集積回路上の自己整列珪化コバルト
JPH0365658B2 (enExample)
JP2005513764A5 (enExample)
JPH02273934A (ja) 半導体素子およびその製造方法
US20070222000A1 (en) Method of forming silicided gate structure
JP2673109B2 (ja) 自己整列型のt−ゲートガリウム砒素の金属半導体の電界効果トランジスタの製造方法
KR940020531A (ko) 콘택홀에 금속플러그 제조방법
JP3912932B2 (ja) フラッシュメモリデバイスの製造方法
JPH11284179A5 (enExample)
US7235473B2 (en) Dual silicide semiconductor fabrication process
US8030149B2 (en) Method for manufacturing semiconductor device
JP2000307060A (ja) 抵抗素子の製造方法
KR100258347B1 (ko) 반도체 장치의 제조 방법
KR100720471B1 (ko) 반도체 소자의 제조방법
US20030022489A1 (en) Method of fabricating high melting point metal wiring layer, method of fabricating semiconductor device and semiconductor device
JP2001358330A (ja) 半導体装置の製造方法
KR100414025B1 (ko) 반도체 소자의 실리사이드 형성 방법
JPH09199717A (ja) 半導体装置の製造方法
KR100720470B1 (ko) 반도체 소자의 제조방법
JP4841082B2 (ja) 不揮発性半導体記憶装置の製造方法
US6486048B1 (en) Method for fabricating a semiconductor device using conductive oxide and metal layer to silicide source + drain
KR100660331B1 (ko) 반도체 소자의 제조방법
JPS60110163A (ja) Mos型トランジスタの製造方法
JPH04230039A (ja) 半導体装置及びその製造方法
JP2009516910A (ja) サリサイド層を有する半導体装置を形成する方法