JP2005172549A - 半導体集積回路の検証方法及びテストパターンの作成方法 - Google Patents

半導体集積回路の検証方法及びテストパターンの作成方法 Download PDF

Info

Publication number
JP2005172549A
JP2005172549A JP2003411380A JP2003411380A JP2005172549A JP 2005172549 A JP2005172549 A JP 2005172549A JP 2003411380 A JP2003411380 A JP 2003411380A JP 2003411380 A JP2003411380 A JP 2003411380A JP 2005172549 A JP2005172549 A JP 2005172549A
Authority
JP
Japan
Prior art keywords
signal
integrated circuit
time
verification
test pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003411380A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005172549A5 (enExample
Inventor
Takateru Yoshida
貴輝 吉田
Keisuke Ochi
敬介 越智
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2003411380A priority Critical patent/JP2005172549A/ja
Priority to US11/006,669 priority patent/US7484166B2/en
Priority to CNB2004100985508A priority patent/CN100351639C/zh
Publication of JP2005172549A publication Critical patent/JP2005172549A/ja
Publication of JP2005172549A5 publication Critical patent/JP2005172549A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31704—Design for test; Design verification
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318307—Generation of test inputs, e.g. test vectors, patterns or sequences computer-aided, e.g. automatic test program generator [ATPG], program translations, test program debugging

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2003411380A 2003-12-10 2003-12-10 半導体集積回路の検証方法及びテストパターンの作成方法 Pending JP2005172549A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2003411380A JP2005172549A (ja) 2003-12-10 2003-12-10 半導体集積回路の検証方法及びテストパターンの作成方法
US11/006,669 US7484166B2 (en) 2003-12-10 2004-12-08 Semiconductor integrated circuit verification method and test pattern preparation method
CNB2004100985508A CN100351639C (zh) 2003-12-10 2004-12-09 半导体集成电路验证方法和测试模式准备方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003411380A JP2005172549A (ja) 2003-12-10 2003-12-10 半導体集積回路の検証方法及びテストパターンの作成方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2007038131A Division JP4067112B2 (ja) 2007-02-19 2007-02-19 半導体集積回路の検証方法及びテストパターンの作成方法

Publications (2)

Publication Number Publication Date
JP2005172549A true JP2005172549A (ja) 2005-06-30
JP2005172549A5 JP2005172549A5 (enExample) 2005-09-22

Family

ID=34708679

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003411380A Pending JP2005172549A (ja) 2003-12-10 2003-12-10 半導体集積回路の検証方法及びテストパターンの作成方法

Country Status (3)

Country Link
US (1) US7484166B2 (enExample)
JP (1) JP2005172549A (enExample)
CN (1) CN100351639C (enExample)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007514131A (ja) * 2003-05-23 2007-05-31 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 自動試験パターン生成法
KR101010066B1 (ko) * 2003-12-11 2011-01-24 주식회사 하이닉스반도체 테스트 보드용 전압 가변 제어기
CN102254055A (zh) * 2011-03-30 2011-11-23 山东华芯半导体有限公司 集成电路动态时序检测方法
JP5056856B2 (ja) * 2007-10-18 2012-10-24 富士通株式会社 論理回路モデルの検証方法及び装置
JP2012230037A (ja) * 2011-04-27 2012-11-22 Lptex Co Ltd テスト装置、テスト方法、プログラム及び記録媒体

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004094362A (ja) * 2002-08-29 2004-03-25 Renesas Technology Corp 故障検証装置
US7380228B2 (en) * 2004-11-08 2008-05-27 Lsi Corporation Method of associating timing violations with critical structures in an integrated circuit design
US7555689B2 (en) 2005-06-28 2009-06-30 Dhiraj Goswami Generating responses to patterns stimulating an electronic circuit with timing exception paths
JP2007017179A (ja) * 2005-07-05 2007-01-25 Matsushita Electric Ind Co Ltd 半導体集積回路の検証方法および検査方法
US7698674B2 (en) * 2006-12-01 2010-04-13 International Business Machines Corporation System and method for efficient analysis of point-to-point delay constraints in static timing
US8271257B2 (en) * 2007-05-24 2012-09-18 Palo Alto Research Center Incorporated Troubleshooting temporal behavior in “combinational” circuits
TW201140308A (en) * 2010-03-15 2011-11-16 Kyushu Inst Technology Semiconductor device, detection method, and program
US8776006B1 (en) 2013-02-27 2014-07-08 International Business Machines Corporation Delay defect testing of power drop effects in integrated circuits
CN103728150B (zh) * 2014-01-17 2016-08-17 徐州徐工施维英机械有限公司 一种混凝土搅拌站的故障检测系统和方法
CN106291323B (zh) * 2016-08-12 2019-05-17 聚辰半导体股份有限公司 非接触式ic卡的芯片快速上电检测和配置方法及装置
US10916467B2 (en) 2017-01-18 2021-02-09 Texas Instruments Incorporated Apparatus having on-chip fail safe logic for I/O signal in high integrity functional safety applications
US10436838B2 (en) * 2017-03-23 2019-10-08 Intel Corporation Automated semiconductor platform testing
CN109388826B (zh) * 2017-08-09 2023-09-12 默升科技集团有限公司 使能2.5d器件级静态时序分析的管芯接口
TWI696914B (zh) * 2019-05-17 2020-06-21 和碩聯合科技股份有限公司 電子裝置、訊號驗證器及訊號驗證的方法
US11073862B2 (en) * 2019-09-10 2021-07-27 Elite Semiconductor Memory Technology Inc. Synchronization circuit and cascaded synchronization circuit for converting asynchronous signal into synchronous signal
CN116685854A (zh) * 2021-03-09 2023-09-01 华为技术有限公司 一种时延参数的检验方法和装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3017504B2 (ja) 1989-05-20 2000-03-13 株式会社リコー 論理回路シミユレーシヨン用期待値抽出方法
JPH05324755A (ja) 1992-05-22 1993-12-07 Ricoh Co Ltd テストパターン作成検証装置
JP3233559B2 (ja) 1995-08-14 2001-11-26 シャープ株式会社 半導体集積回路のテスト方法および装置
US5745501A (en) * 1995-10-20 1998-04-28 Motorola, Inc. Apparatus and method for generating integrated circuit test patterns
JPH09292436A (ja) * 1996-04-26 1997-11-11 Matsushita Electric Ind Co Ltd タイミング検証方法
JP3036454B2 (ja) 1997-01-10 2000-04-24 日本電気株式会社 タイミング検証方法及び装置
JP3599531B2 (ja) 1997-07-17 2004-12-08 株式会社日立製作所 半導体集積回路のクロックスキュー低減方法
JPH11142489A (ja) 1997-11-12 1999-05-28 Matsushita Electric Ind Co Ltd Ｌｓｉ検査方法
JPH11237440A (ja) 1998-02-20 1999-08-31 Kawasaki Steel Corp 集積回路テスト用データ作成方法及び装置
JPH11304890A (ja) * 1998-04-16 1999-11-05 Nec Corp Ｌｓｉテスタのテストパタン生成方法および装置
US6327686B1 (en) * 1999-04-22 2001-12-04 Compaq Computer Corporation Method for analyzing manufacturing test pattern coverage of critical delay circuit paths
US6453437B1 (en) * 1999-07-01 2002-09-17 Synopsys, Inc. Method and system for performing transition fault simulation along long circuit paths for high-quality automatic test pattern generation
JP2001042012A (ja) * 1999-07-29 2001-02-16 Mitsubishi Electric Corp テストパターン生成装置、ループ切断方法、伝播経路切断方法、遅延故障検出方法およびその方法をコンピュータに実行させるプログラムを記録したコンピュータ読み取り可能な記録媒体
JP2001127623A (ja) * 1999-10-27 2001-05-11 Matsushita Electric Ind Co Ltd ジッタ検出回路
JP4445114B2 (ja) * 2000-01-31 2010-04-07 株式会社アドバンテスト ジッタ測定装置及びその方法
JP2001235522A (ja) 2000-02-23 2001-08-31 Fuji Electric Co Ltd テストベクタ作成装置
JP2003167939A (ja) * 2001-11-29 2003-06-13 Matsushita Electric Ind Co Ltd クリティカルパステスト方法
US7039845B2 (en) * 2002-03-28 2006-05-02 Jeff Rearick Method and apparatus for deriving a bounded set of path delay test patterns covering all transition faults

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007514131A (ja) * 2003-05-23 2007-05-31 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 自動試験パターン生成法
KR101010066B1 (ko) * 2003-12-11 2011-01-24 주식회사 하이닉스반도체 테스트 보드용 전압 가변 제어기
JP5056856B2 (ja) * 2007-10-18 2012-10-24 富士通株式会社 論理回路モデルの検証方法及び装置
CN102254055A (zh) * 2011-03-30 2011-11-23 山东华芯半导体有限公司 集成电路动态时序检测方法
JP2012230037A (ja) * 2011-04-27 2012-11-22 Lptex Co Ltd テスト装置、テスト方法、プログラム及び記録媒体

Also Published As

Publication number Publication date
US20050149790A1 (en) 2005-07-07
US7484166B2 (en) 2009-01-27
CN1627091A (zh) 2005-06-15
CN100351639C (zh) 2007-11-28

Similar Documents

Publication Publication Date Title
JP2005172549A (ja) 半導体集積回路の検証方法及びテストパターンの作成方法
CN101014955B (zh) 特征故障相关
US7856607B2 (en) System and method for generating at-speed structural tests to improve process and environmental parameter space coverage
US7308660B2 (en) Calculation system of fault coverage and calculation method of the same
US6370675B1 (en) Semiconductor integrated circuit design and evaluation system using cycle base timing
US20040025123A1 (en) System and method to facilitate evaluation of integrated circuits through delay testing
CN113609804B (zh) 用例生成方法及装置、测试方法、可测试性设计方法
US8407021B2 (en) Delay analysis device, delay analysis method, and delay analysis program
US9194914B2 (en) Power supply monitor for detecting faults during scan testing
JP4417955B2 (ja) 集積回路のタイミング関連不良検証のためのイベント形式によるテスト方法
WO2007113940A1 (ja) 半導体検査装置
US20030011396A1 (en) Semiconductor device and test system therefor
US8056036B2 (en) Semiconductor integrated circuit and method of designing thereof based on TPI
JPH11142482A (ja) タイミング故障診断方法及び装置
US8413102B2 (en) Vectorless IVD analysis prior to tapeout to prevent scan test failure due to voltage drop
JP2005257654A (ja) 回路の品質判定方法および品質判定装置、並びに、回路の品質判定プログラムおよび該プログラムを記録した媒体
JP4067112B2 (ja) 半導体集積回路の検証方法及びテストパターンの作成方法
US8271460B2 (en) Computer program and computer system for producing test flow
US10107859B1 (en) Determining test conditions for at-speed transition delay fault tests on semiconductor devices
JP5625297B2 (ja) ディレイテスト装置、ディレイテスト方法及びディレイテストプログラム
US8943457B2 (en) Simulating scan tests with reduced resources
JP2010249662A (ja) ディレイ故障診断プログラム
JP2005043274A (ja) 故障モード特定方法及び故障診断装置
US20170010320A1 (en) Reducing test time and system-on-chip (soc) area reduction using simultaneous clock capture based on voltage sensor input
JPH11304890A (ja) Ｌｓｉテスタのテストパタン生成方法および装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050622

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061002

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061017

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061214

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070123

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070219

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20070328

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20070420