JP2004334879A5 - - Google Patents

Download PDF

Info

Publication number
JP2004334879A5
JP2004334879A5 JP2004137797A JP2004137797A JP2004334879A5 JP 2004334879 A5 JP2004334879 A5 JP 2004334879A5 JP 2004137797 A JP2004137797 A JP 2004137797A JP 2004137797 A JP2004137797 A JP 2004137797A JP 2004334879 A5 JP2004334879 A5 JP 2004334879A5
Authority
JP
Japan
Prior art keywords
memory
motherboard
clock signal
buffer
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004137797A
Other languages
English (en)
Japanese (ja)
Other versions
JP4837899B2 (ja
JP2004334879A (ja
Filing date
Publication date
Priority claimed from KR10-2003-0028175A external-priority patent/KR100532432B1/ko
Application filed filed Critical
Publication of JP2004334879A publication Critical patent/JP2004334879A/ja
Publication of JP2004334879A5 publication Critical patent/JP2004334879A5/ja
Application granted granted Critical
Publication of JP4837899B2 publication Critical patent/JP4837899B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2004137797A 2003-05-02 2004-05-06 メモリシステム及び方法 Expired - Fee Related JP4837899B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR2003-028175 2003-05-02
KR10-2003-0028175A KR100532432B1 (ko) 2003-05-02 2003-05-02 커맨드 신호와 어드레스 신호의 고속 전송이 가능한메모리 시스템
US10/750093 2003-12-31
US10/750,093 US7227796B2 (en) 2003-05-02 2003-12-31 Memory system mounted directly on board and associated method

Publications (3)

Publication Number Publication Date
JP2004334879A JP2004334879A (ja) 2004-11-25
JP2004334879A5 true JP2004334879A5 (enExample) 2007-06-14
JP4837899B2 JP4837899B2 (ja) 2011-12-14

Family

ID=33455675

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004137797A Expired - Fee Related JP4837899B2 (ja) 2003-05-02 2004-05-06 メモリシステム及び方法

Country Status (5)

Country Link
US (1) US7692983B2 (enExample)
JP (1) JP4837899B2 (enExample)
CN (1) CN1542839B (enExample)
DE (1) DE102004022347B4 (enExample)
TW (1) TWI261269B (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004022347B4 (de) 2003-05-02 2008-04-03 Samsung Electronics Co., Ltd., Suwon Speichersystem mit Motherboard und zugehöriges Montageverfahren
KR100532432B1 (ko) * 2003-05-02 2005-11-30 삼성전자주식회사 커맨드 신호와 어드레스 신호의 고속 전송이 가능한메모리 시스템
US8143720B2 (en) 2007-02-06 2012-03-27 Rambus Inc. Semiconductor module with micro-buffers
TW200921595A (en) * 2007-11-14 2009-05-16 Darfon Electronics Corp Multi-lamp backlight apparatus
US7915912B2 (en) * 2008-09-24 2011-03-29 Rambus Inc. Signal lines with internal and external termination
KR20140037443A (ko) * 2012-09-18 2014-03-27 삼성전자주식회사 메모리 장치 및 그 튜닝 방법
US8860479B2 (en) * 2013-03-15 2014-10-14 Intel Corporation Integrated clock differential buffering
JP6424847B2 (ja) * 2016-02-16 2018-11-21 京セラドキュメントソリューションズ株式会社 伝送装置及びこれを備えた画像形成装置
EP3837611A4 (en) 2018-08-14 2022-05-11 Rambus Inc. PACKAGED INTEGRATED DEVICE
US11757436B2 (en) * 2021-08-30 2023-09-12 Taiwan Semiconductor Manufacturing Company Ltd. System for signal propagation and method of operating the same

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2891709B2 (ja) * 1989-01-16 1999-05-17 株式会社日立製作所 半導体集積回路装置
JPH08305629A (ja) * 1995-04-25 1996-11-22 Internatl Business Mach Corp <Ibm> メモリ・アクセス制御装置及びメモリ・アクセス制御方法、コンピュータ・システム
US5650757A (en) 1996-03-27 1997-07-22 Hewlett-Packard Company Impedance stepping for increasing the operating speed of computer backplane busses
JP3455040B2 (ja) 1996-12-16 2003-10-06 株式会社日立製作所 ソースクロック同期式メモリシステムおよびメモリユニット
KR100286369B1 (ko) * 1997-01-06 2001-04-16 윤종용 컴퓨터 시스템
JPH10283256A (ja) * 1997-04-07 1998-10-23 Nec Corp メモリバス接続方式
US5896346A (en) 1997-08-21 1999-04-20 International Business Machines Corporation High speed and low cost SDRAM memory subsystem
US6108228A (en) * 1997-12-02 2000-08-22 Micron Technology, Inc. Quad in-line memory module
US6229727B1 (en) * 1998-09-28 2001-05-08 Cisco Technology, Inc. Method and apparatus for support of multiple memory devices in a single memory socket architecture
US6324071B2 (en) * 1999-01-14 2001-11-27 Micron Technology, Inc. Stacked printed circuit board memory module
US6414868B1 (en) 1999-06-07 2002-07-02 Sun Microsystems, Inc. Memory expansion module including multiple memory banks and a bank control circuit
JP2001022684A (ja) * 1999-07-13 2001-01-26 Toshiba Corp システム基板及びコンピュータシステム
WO2001042893A1 (en) * 1999-12-10 2001-06-14 Hitachi, Ltd Semiconductor module
JP4569912B2 (ja) 2000-03-10 2010-10-27 エルピーダメモリ株式会社 メモリシステム
KR100399594B1 (ko) * 2000-05-04 2003-09-26 삼성전자주식회사 시스템 보드 및 이 보드의 임피이던스 조절 방법
US7313715B2 (en) 2001-02-09 2007-12-25 Samsung Electronics Co., Ltd. Memory system having stub bus configuration
JP3799251B2 (ja) 2001-08-24 2006-07-19 エルピーダメモリ株式会社 メモリデバイス及びメモリシステム
DE10152916B4 (de) * 2001-10-26 2006-11-30 Infineon Technologies Ag Informationsenthaltungseinrichtung für Speichermodule und Speicherchips
KR100532432B1 (ko) * 2003-05-02 2005-11-30 삼성전자주식회사 커맨드 신호와 어드레스 신호의 고속 전송이 가능한메모리 시스템
DE102004022347B4 (de) 2003-05-02 2008-04-03 Samsung Electronics Co., Ltd., Suwon Speichersystem mit Motherboard und zugehöriges Montageverfahren

Similar Documents

Publication Publication Date Title
US6449213B1 (en) Memory interface having source-synchronous command/address signaling
JP3929116B2 (ja) メモリサブシステム
TW548546B (en) Memory system having point-to-point bus configuration
US6724666B2 (en) Method of synchronizing read timing in a high speed memory system
JP4322209B2 (ja) 高速ｄｒａｍにおける読出しレイテンシを設定及び補償する方法及び装置
JP2004334879A5 (enExample)
JP2007507794A5 (enExample)
JP2002007200A (ja) メモリ制御装置及び動作切替方法並びにインターフェース装置、半導体集積チップ、記録媒体
JPH1125029A5 (enExample)
US7692983B2 (en) Memory system mounted directly on board and associated method
JPH08123717A (ja) 半導体記憶装置
JP3832947B2 (ja) データ転送メモリ装置
US20050086424A1 (en) Well-matched echo clock in memory system
CN107544924B (zh) 集成电路芯片、电子装置与存储器存取方法
KR100888597B1 (ko) 메모리 인터페이스 제어 장치 및 제어 방법
JP2003085974A (ja) 半導体集積回路およびメモリシステム
KR20120109841A (ko) 메모리 장치 및 이를 포함하는 메모리 시스템
US7227796B2 (en) Memory system mounted directly on board and associated method
JPH10143424A (ja) メモリシステム
US7814379B2 (en) Memory module packaging test system
US20150155019A1 (en) Semiconductor integrated circuit
US20120140584A1 (en) Semiconductor system, semiconductor memory apparatus, and method for input/output of data using the same
JP3861650B2 (ja) インターフェース回路
JP2003167778A (ja) 制御及びアドレスクロック非分配型メモリシステム
JP5482471B2 (ja) モジュール