JP2003331577A5 - - Google Patents

Download PDF

Info

Publication number
JP2003331577A5
JP2003331577A5 JP2002134073A JP2002134073A JP2003331577A5 JP 2003331577 A5 JP2003331577 A5 JP 2003331577A5 JP 2002134073 A JP2002134073 A JP 2002134073A JP 2002134073 A JP2002134073 A JP 2002134073A JP 2003331577 A5 JP2003331577 A5 JP 2003331577A5
Authority
JP
Japan
Prior art keywords
clock signal
circuit
data
adjustment
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002134073A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003331577A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2002134073A priority Critical patent/JP2003331577A/ja
Priority claimed from JP2002134073A external-priority patent/JP2003331577A/ja
Priority to US10/285,425 priority patent/US6667913B2/en
Priority to TW091132596A priority patent/TW578153B/zh
Priority to KR1020020072656A priority patent/KR100869985B1/ko
Priority to CNB2005100626904A priority patent/CN100538880C/zh
Priority to CNB021526753A priority patent/CN1212666C/zh
Priority to CNB2005100626891A priority patent/CN100511472C/zh
Publication of JP2003331577A publication Critical patent/JP2003331577A/ja
Publication of JP2003331577A5 publication Critical patent/JP2003331577A5/ja
Pending legal-status Critical Current

Links

JP2002134073A 2002-05-09 2002-05-09 半導体記憶装置 Pending JP2003331577A (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2002134073A JP2003331577A (ja) 2002-05-09 2002-05-09 半導体記憶装置
US10/285,425 US6667913B2 (en) 2002-05-09 2002-11-01 Semiconductor memory device
TW091132596A TW578153B (en) 2002-05-09 2002-11-05 Semiconductor memory device
KR1020020072656A KR100869985B1 (ko) 2002-05-09 2002-11-21 반도체 기억 장치
CNB2005100626904A CN100538880C (zh) 2002-05-09 2002-11-29 半导体存储器件
CNB021526753A CN1212666C (zh) 2002-05-09 2002-11-29 半导体存储器件
CNB2005100626891A CN100511472C (zh) 2002-05-09 2002-11-29 半导体存储器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002134073A JP2003331577A (ja) 2002-05-09 2002-05-09 半導体記憶装置

Publications (2)

Publication Number Publication Date
JP2003331577A JP2003331577A (ja) 2003-11-21
JP2003331577A5 true JP2003331577A5 (https=) 2005-09-29

Family

ID=29397444

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002134073A Pending JP2003331577A (ja) 2002-05-09 2002-05-09 半導体記憶装置

Country Status (5)

Country Link
US (1) US6667913B2 (https=)
JP (1) JP2003331577A (https=)
KR (1) KR100869985B1 (https=)
CN (3) CN100538880C (https=)
TW (1) TW578153B (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4271623B2 (ja) * 2004-06-17 2009-06-03 富士通株式会社 クロック調整装置および方法
DE102004044721B4 (de) * 2004-09-15 2013-11-14 Qimonda Ag Selbsttest für die Phasenlage des Datenleseclocksignals DQS
JP4808414B2 (ja) * 2005-01-31 2011-11-02 富士通株式会社 コンピュータシステム及びメモリシステム
CN100550199C (zh) * 2006-09-20 2009-10-14 南亚科技股份有限公司 存储器控制电路与方法
KR100834401B1 (ko) * 2007-01-08 2008-06-04 주식회사 하이닉스반도체 반도체 메모리 소자와 그의 구동 방법
KR101006088B1 (ko) * 2009-06-04 2011-01-06 주식회사 하이닉스반도체 데이터 전달의 신뢰성을 보장하기 위한 반도체 메모리 장치 및 이를 포함하는 반도체 시스템
JP2010282511A (ja) * 2009-06-05 2010-12-16 Elpida Memory Inc メモリモジュール及びこれを備えるメモリシステム
CN102280129B (zh) * 2010-06-09 2014-12-17 上海华虹宏力半导体制造有限公司 闪速存储器及其读取电路
JP2012043510A (ja) 2010-08-20 2012-03-01 Elpida Memory Inc 半導体装置およびその制御方法
JP6596051B2 (ja) * 2016-10-28 2019-10-23 インテグレイテッド シリコン ソリューション インコーポレイテッド 同期半導体集積回路内のクロック式指令タイミング調節
JP7195913B2 (ja) 2018-12-19 2022-12-26 キオクシア株式会社 半導体記憶装置
KR102754270B1 (ko) * 2019-03-05 2025-01-14 에스케이하이닉스 주식회사 반도체장치
KR102849290B1 (ko) * 2020-08-21 2025-08-25 삼성전자주식회사 반도체 장치 및 메모리 시스템
CN114489233B (zh) * 2022-01-24 2024-06-11 上海华力集成电路制造有限公司 一种相位可调任意波形发生器
CN114938258B (zh) * 2022-07-25 2022-10-14 星河动力(北京)空间科技有限公司 火箭控制时钟同步装置、飞行控制器和箭上控制计算机

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5062081A (en) * 1989-10-10 1991-10-29 Advanced Micro Devices, Inc. Multiport memory collision/detection circuitry
JP3631277B2 (ja) * 1995-01-27 2005-03-23 株式会社日立製作所 メモリモジュール
JP3703241B2 (ja) * 1997-01-28 2005-10-05 Ｎｅｃエレクトロニクス株式会社 半導体メモリ装置
KR100290007B1 (ko) * 1998-07-23 2001-05-15 김철근 미꾸라지성장호르몬발현벡터
JP4117977B2 (ja) * 1999-06-25 2008-07-16 富士通株式会社 半導体装置
JP2001195149A (ja) * 2000-01-17 2001-07-19 Mitsubishi Electric Corp 内部クロック信号発生回路

Similar Documents

Publication Publication Date Title
US7675791B2 (en) Synchronous memory device
KR102306050B1 (ko) 커맨드 신호 경로의 지연을 조절하기 위한 장치 및 방법
US9306584B2 (en) Multi-function delay locked loop
JP2003331577A5 (https=)
US10698846B2 (en) DDR SDRAM physical layer interface circuit and DDR SDRAM control device
US8797812B2 (en) Memory system having delay-locked-loop circuit
US20090164830A1 (en) Non-volatile semiconductor memory device with power saving feature
US6982924B2 (en) Data output control circuit
US8269534B2 (en) Delay locked loop circuit and semiconductor device having the delay locked loop circuit
JP2007141439A (ja) レイテンシー制御回路及びその方法、そして、自動プリチャージ制御回路及びその方法
US20070152723A1 (en) Delay-locked loops for semiconductor devices and methods of controlling the same
US6977848B2 (en) Data output control circuit
US9117509B2 (en) Electronic apparatus, DRAM controller, and DRAM
CN100538880C (zh) 半导体存储器件
CN101026006B (zh) 等待时间控制电路及其方法和包括其的半导体存储器设备
US20030128597A1 (en) Semiconductor devices, circuits and methods for synchronizing the inputting and outputting data by internal clock signals derived from single feedback loop
US7345948B2 (en) Clock circuit for semiconductor memories
US7450446B2 (en) Semiconductor memory device having delay circuit
JP2008090556A (ja) メモリカード及びホスト機器
US20150146477A1 (en) Semiconductor device
US7741892B2 (en) Data output controller
US7751271B2 (en) Semiconductor memory device
KR100895072B1 (ko) 읽기 데이터의 안정성을 보장할 수 있는 메모리 시스템 및그것의 데이터 읽기 방법
JP2008257776A (ja) 半導体記憶装置及びその制御方法
KR20060075611A (ko) 출력 인에이블 신호 생성회로