JP2003249829A5 - - Google Patents

Download PDF

Info

Publication number
JP2003249829A5
JP2003249829A5 JP2002046740A JP2002046740A JP2003249829A5 JP 2003249829 A5 JP2003249829 A5 JP 2003249829A5 JP 2002046740 A JP2002046740 A JP 2002046740A JP 2002046740 A JP2002046740 A JP 2002046740A JP 2003249829 A5 JP2003249829 A5 JP 2003249829A5
Authority
JP
Japan
Prior art keywords
drain
pair
transistor
mosfet
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002046740A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003249829A (ja
JP3800520B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2002046740A priority Critical patent/JP3800520B2/ja
Priority claimed from JP2002046740A external-priority patent/JP3800520B2/ja
Priority to US10/360,868 priority patent/US6806743B2/en
Publication of JP2003249829A publication Critical patent/JP2003249829A/ja
Publication of JP2003249829A5 publication Critical patent/JP2003249829A5/ja
Application granted granted Critical
Publication of JP3800520B2 publication Critical patent/JP3800520B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002046740A 2002-02-22 2002-02-22 半導体集積回路装置と半導体装置 Expired - Fee Related JP3800520B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002046740A JP3800520B2 (ja) 2002-02-22 2002-02-22 半導体集積回路装置と半導体装置
US10/360,868 US6806743B2 (en) 2002-02-22 2003-02-10 Semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002046740A JP3800520B2 (ja) 2002-02-22 2002-02-22 半導体集積回路装置と半導体装置

Publications (3)

Publication Number Publication Date
JP2003249829A JP2003249829A (ja) 2003-09-05
JP2003249829A5 true JP2003249829A5 (enExample) 2005-08-04
JP3800520B2 JP3800520B2 (ja) 2006-07-26

Family

ID=27750653

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002046740A Expired - Fee Related JP3800520B2 (ja) 2002-02-22 2002-02-22 半導体集積回路装置と半導体装置

Country Status (2)

Country Link
US (1) US6806743B2 (enExample)
JP (1) JP3800520B2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4532847B2 (ja) * 2003-05-16 2010-08-25 株式会社リコー 差動増幅器
KR100577566B1 (ko) * 2004-12-28 2006-05-08 삼성전자주식회사 입력버퍼회로
US7310018B2 (en) 2005-08-23 2007-12-18 Micron Technology, Inc. Method and apparatus providing input buffer design using common-mode feedback
JP4626456B2 (ja) * 2005-09-13 2011-02-09 ソニー株式会社 差動増幅回路、レシーバ回路、発振回路及びドライバ回路
US8010813B2 (en) * 2005-11-30 2011-08-30 International Business Machines Corporation Structure for system for extending the useful life of another system
US7437620B2 (en) * 2005-11-30 2008-10-14 International Business Machines Corporation Method and system for extending the useful life of another system
US7425847B2 (en) * 2006-02-03 2008-09-16 Micron Technology, Inc. Input buffer with optimal biasing and method thereof
KR101159045B1 (ko) 2006-05-04 2012-06-25 삼성전자주식회사 레귤레이티드 캐스코드 회로 및 이를 구비하는 증폭기
WO2015046025A1 (en) * 2013-09-26 2015-04-02 Semiconductor Energy Laboratory Co., Ltd. Switch circuit, semiconductor device, and system
KR102609662B1 (ko) * 2018-04-20 2023-12-06 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
JP7655742B2 (ja) * 2021-03-03 2025-04-02 キヤノン株式会社 比較器、光電変換装置、および機器

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4958133A (en) * 1989-11-13 1990-09-18 Intel Corporation CMOS complementary self-biased differential amplifier with rail-to-rail common-mode input-voltage range
JP3519499B2 (ja) * 1995-05-11 2004-04-12 株式会社ルネサステクノロジ 相補差動増幅器およびそれを備える半導体メモリ装置
US5815020A (en) * 1996-09-24 1998-09-29 Motorola, Inc. Balance differential receiver
DE19725286A1 (de) * 1997-06-14 1998-12-17 Philips Patentverwaltung Schaltungsanordnung mit einer Differenzverstärkerstufe
US6549971B1 (en) * 1999-08-26 2003-04-15 International Business Machines Corporation Cascaded differential receiver circuit

Similar Documents

Publication Publication Date Title
KR890001278A (ko) 차동 증폭기와 전류 감지 회로 및 집적 회로
ATE338377T1 (de) Mos-stromerfassungsschaltung
KR970067335A (ko) 반도체 출력 회로
KR970072397A (ko) 반도체 장치
JP2001274339A5 (enExample)
JP2003249829A5 (enExample)
KR930001585A (ko) 출력 회로 및 반도체 집적 회로 장치
KR970018596A (ko) 반도체 집적회로 장치
JPH0435224A (ja) 半導体装置
US8766703B1 (en) Method and apparatus for sensing on-chip characteristics
TW200707905A (en) Semiconductor device, power supply device, and information processing device
JP2005285161A5 (enExample)
JP3389471B2 (ja) 電界効果により制御される半導体デバイス用駆動回路装置
KR940004402B1 (ko) 센스 앰프를 구비한 반도체 기억장치
CN2921917Y (zh) 电流镜以及使用该电流镜的发光装置
KR940003448A (ko) 반도체 기억장치
CN114629489A (zh) 一种电平转换电路和多电压域的电子设备
KR970067337A (ko) 게이트 절연 박막을 가진 cmos 트랜지스터를 포함하는 고전압 레벨 시프트 회로
KR0154544B1 (ko) 바이어스전압발생회로 및 연산증폭기
JP3644156B2 (ja) 電流制限回路
KR960027331A (ko) 버퍼회로 및 바이어스회로
JPH03132115A (ja) 半導体集積回路
KR910014944A (ko) 반도체 집적회로장치
JP3343299B2 (ja) 出力回路
US8228115B1 (en) Circuit for biasing a well from three voltages