JP2003151978A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003151978A5 JP2003151978A5 JP2002298439A JP2002298439A JP2003151978A5 JP 2003151978 A5 JP2003151978 A5 JP 2003151978A5 JP 2002298439 A JP2002298439 A JP 2002298439A JP 2002298439 A JP2002298439 A JP 2002298439A JP 2003151978 A5 JP2003151978 A5 JP 2003151978A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor wafer
- via structure
- insulating layer
- conductors
- substrate material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/035,792 US6750516B2 (en) | 2001-10-18 | 2001-10-18 | Systems and methods for electrically isolating portions of wafers |
| US10/035,792 | 2001-10-18 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003151978A JP2003151978A (ja) | 2003-05-23 |
| JP2003151978A5 true JP2003151978A5 (enExample) | 2005-09-29 |
| JP3955810B2 JP3955810B2 (ja) | 2007-08-08 |
Family
ID=21884809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002298439A Expired - Fee Related JP3955810B2 (ja) | 2001-10-18 | 2002-10-11 | ウェーハの諸部分を電気的に分離するためのシステム |
Country Status (3)
| Country | Link |
|---|---|
| US (2) | US6750516B2 (enExample) |
| EP (1) | EP1306901A3 (enExample) |
| JP (1) | JP3955810B2 (enExample) |
Families Citing this family (47)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2805709B1 (fr) * | 2000-02-28 | 2002-05-17 | Commissariat Energie Atomique | Connexion electrique entre deux faces d'un substrat et procede de realisation |
| JP4179186B2 (ja) * | 2004-02-25 | 2008-11-12 | ソニー株式会社 | 配線基板およびその製造方法および半導体装置 |
| JP4439976B2 (ja) | 2004-03-31 | 2010-03-24 | Necエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| JP4568039B2 (ja) | 2004-06-30 | 2010-10-27 | ルネサスエレクトロニクス株式会社 | 半導体装置およびそれを用いた半導体モジュール |
| JP4795677B2 (ja) * | 2004-12-02 | 2011-10-19 | ルネサスエレクトロニクス株式会社 | 半導体装置およびそれを用いた半導体モジュール、ならびに半導体装置の製造方法 |
| JP4577687B2 (ja) | 2005-03-17 | 2010-11-10 | エルピーダメモリ株式会社 | 半導体装置 |
| EP1883956A4 (en) * | 2005-05-18 | 2011-03-23 | Kolo Technologies Inc | BY-THE-WAFER CONNECTION |
| CA2607918A1 (en) | 2005-05-18 | 2006-11-23 | Kolo Technologies, Inc. | Micro-electro-mechanical transducers |
| US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
| US7687400B2 (en) | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
| US7942182B2 (en) | 2005-06-14 | 2011-05-17 | Cufer Asset Ltd. L.L.C. | Rigid-backed, membrane-based chip tooling |
| US7215032B2 (en) | 2005-06-14 | 2007-05-08 | Cubic Wafer, Inc. | Triaxial through-chip connection |
| US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
| US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
| US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
| US7838997B2 (en) | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
| US7851348B2 (en) | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
| US7807550B2 (en) * | 2005-06-17 | 2010-10-05 | Dalsa Semiconductor Inc. | Method of making MEMS wafers |
| CN101558552B (zh) | 2005-06-17 | 2017-05-31 | 科隆科技公司 | 具有绝缘延伸部的微机电换能器 |
| US9601474B2 (en) * | 2005-07-22 | 2017-03-21 | Invensas Corporation | Electrically stackable semiconductor wafer and chip packages |
| DE102005039068A1 (de) * | 2005-08-11 | 2007-02-15 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Halbleitersubstrat und Verfahren zur Herstellung |
| US20070042563A1 (en) * | 2005-08-19 | 2007-02-22 | Honeywell International Inc. | Single crystal based through the wafer connections technical field |
| JP4869664B2 (ja) | 2005-08-26 | 2012-02-08 | 本田技研工業株式会社 | 半導体装置の製造方法 |
| CN100559574C (zh) * | 2005-08-26 | 2009-11-11 | 皇家飞利浦电子股份有限公司 | 电屏蔽穿通晶片互连和其制造方法及检测元件和检测设备 |
| JP4847072B2 (ja) * | 2005-08-26 | 2011-12-28 | 本田技研工業株式会社 | 半導体集積回路装置およびその製造方法 |
| US8354730B2 (en) * | 2005-08-26 | 2013-01-15 | Hitachi, Ltd. | Manufacturing method of semiconductor device and semiconductor device |
| JP5021992B2 (ja) * | 2005-09-29 | 2012-09-12 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| US7633167B2 (en) | 2005-09-29 | 2009-12-15 | Nec Electronics Corporation | Semiconductor device and method for manufacturing same |
| US20070126085A1 (en) | 2005-12-02 | 2007-06-07 | Nec Electronics Corporation | Semiconductor device and method of manufacturing the same |
| JP2007180529A (ja) * | 2005-12-02 | 2007-07-12 | Nec Electronics Corp | 半導体装置およびその製造方法 |
| US8324103B2 (en) * | 2006-02-01 | 2012-12-04 | Silex Microsystems Ab | Vias and method of making |
| ATE538496T1 (de) | 2006-03-27 | 2012-01-15 | Koninkl Philips Electronics Nv | Herstellungsmethode für eine niederohmige substratdurchgangsverbindung für halbleiterträger |
| US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
| US20080067665A1 (en) * | 2006-09-20 | 2008-03-20 | Azniza Binti Abd Aziz | Via structure |
| US7670874B2 (en) * | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
| JP5563186B2 (ja) * | 2007-03-30 | 2014-07-30 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置及びその製造方法 |
| US7799612B2 (en) * | 2007-06-25 | 2010-09-21 | Spansion Llc | Process applying die attach film to singulated die |
| US20090146295A1 (en) * | 2007-12-11 | 2009-06-11 | Hidefumi Narita | Ceramic substrate having thermal via |
| US8242593B2 (en) * | 2008-01-27 | 2012-08-14 | International Business Machines Corporation | Clustered stacked vias for reliable electronic substrates |
| WO2010023812A1 (ja) * | 2008-08-28 | 2010-03-04 | パナソニック株式会社 | 半導体装置 |
| KR20100042021A (ko) * | 2008-10-15 | 2010-04-23 | 삼성전자주식회사 | 반도체 칩, 스택 모듈, 메모리 카드 및 반도체 칩의 제조 방법 |
| TWI470766B (zh) * | 2009-03-10 | 2015-01-21 | 日月光半導體製造股份有限公司 | 晶片結構、晶圓結構以及晶片製程 |
| JP5150665B2 (ja) * | 2010-03-03 | 2013-02-20 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| US8455349B2 (en) * | 2010-04-28 | 2013-06-04 | Headway Technologies, Inc. | Layered chip package and method of manufacturing same |
| US8283785B2 (en) * | 2010-09-20 | 2012-10-09 | Micron Technology, Inc. | Interconnect regions |
| FR2970120A1 (fr) * | 2010-12-31 | 2012-07-06 | St Microelectronics Crolles 2 | Via traversant isole |
| JP2013115382A (ja) * | 2011-11-30 | 2013-06-10 | Elpida Memory Inc | 半導体装置及びその製造方法 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3663308A (en) * | 1970-11-05 | 1972-05-16 | Us Navy | Method of making ion implanted dielectric enclosures |
| US3769562A (en) * | 1972-02-07 | 1973-10-30 | Texas Instruments Inc | Double isolation for electronic devices |
| EP0172878B1 (en) * | 1984-02-03 | 1992-07-15 | Advanced Micro Devices, Inc. | A bipolar transistor with active elements formed in slots |
| US4688069A (en) * | 1984-03-22 | 1987-08-18 | International Business Machines Corporation | Isolation for high density integrated circuits |
| US4949151A (en) * | 1986-09-24 | 1990-08-14 | Hitachi, Ltd. | Bipolar transistor having side wall base and collector contacts |
| US4939567A (en) * | 1987-12-21 | 1990-07-03 | Ibm Corporation | Trench interconnect for CMOS diffusion regions |
| US5760452A (en) * | 1991-08-22 | 1998-06-02 | Nec Corporation | Semiconductor memory and method of fabricating the same |
| US5644157A (en) * | 1992-12-25 | 1997-07-01 | Nippondenso Co., Ltd. | High withstand voltage type semiconductor device having an isolation region |
| KR20000064650A (ko) * | 1996-03-22 | 2000-11-06 | 에를링 블로메, 타게 뢰브그렌 | 반전도성기판의표면에배열된반도체부품과그제조방법및반도체구조안에차폐된전기신호전도체및그제조방법 |
| JP2998662B2 (ja) * | 1996-11-15 | 2000-01-11 | 日本電気株式会社 | 半導体装置 |
| US6331722B1 (en) * | 1997-01-18 | 2001-12-18 | Semiconductor Energy Laboratory Co., Ltd. | Hybrid circuit and electronic device using same |
| US5998292A (en) * | 1997-11-12 | 1999-12-07 | International Business Machines Corporation | Method for making three dimensional circuit integration |
| US6122187A (en) * | 1998-11-23 | 2000-09-19 | Micron Technology, Inc. | Stacked integrated circuits |
| JP2001015589A (ja) * | 1999-06-30 | 2001-01-19 | Denso Corp | 半導体装置 |
| FR2805709B1 (fr) * | 2000-02-28 | 2002-05-17 | Commissariat Energie Atomique | Connexion electrique entre deux faces d'un substrat et procede de realisation |
| US6737740B2 (en) * | 2001-02-08 | 2004-05-18 | Micron Technology, Inc. | High performance silicon contact for flip chip |
-
2001
- 2001-10-18 US US10/035,792 patent/US6750516B2/en not_active Expired - Fee Related
-
2002
- 2002-10-11 JP JP2002298439A patent/JP3955810B2/ja not_active Expired - Fee Related
- 2002-10-17 EP EP02257193A patent/EP1306901A3/en not_active Withdrawn
-
2004
- 2004-04-12 US US10/822,413 patent/US7115505B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2003151978A5 (enExample) | ||
| US6750516B2 (en) | Systems and methods for electrically isolating portions of wafers | |
| US7154354B2 (en) | High permeability layered magnetic films to reduce noise in high speed interconnection | |
| JP2006019433A5 (enExample) | ||
| JP2003332530A5 (enExample) | ||
| JP2006523963A5 (enExample) | ||
| TW428307B (en) | Integrated inductive components and method of fabricating such components | |
| WO2003085752A3 (en) | Molehole embedded 3-d crossbar architecture used in electrochemical molecular memory device | |
| TW200509270A (en) | Semiconductor package having semiconductor constructing body and method of manufacturing the same | |
| CA2403231A1 (en) | Vertical electrical interconnections in a stack | |
| TW200717887A (en) | Thermoelectric device and method for fabricating the same and chip and electronic device | |
| JP2008251666A (ja) | 三次元構造半導体装置 | |
| JPH11168182A5 (enExample) | ||
| CN109727848A (zh) | 一种三维存储器的制造方法 | |
| US20110201211A1 (en) | Method and Apparatus Providing Air-Gap Insulation Between Adjacent Conductors Using Nanoparticles | |
| WO2002029890A3 (en) | Semiconductor stacked die devices and methods of forming semiconductor stacked die devices | |
| TWI256681B (en) | Substrate having microstrip line structure, semiconductor device having microstrip line structure, and manufacturing method of substrate having microstrip line structure | |
| CN118116868B (zh) | 半导体结构及其制备方法、电子设备 | |
| JP2003258107A5 (enExample) | ||
| JP3974537B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| TW200539200A (en) | Topographically elevated microelectronic capacitor structure | |
| JP2001244267A5 (enExample) | ||
| TW353191B (en) | Semiconductor device and process for producing the same | |
| JPS5837977A (ja) | 半導体装置 | |
| TW200416986A (en) | Structure for bond pad of integrated circuit and the forming method thereof |