JP2002529876A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002529876A5 JP2002529876A5 JP2000580214A JP2000580214A JP2002529876A5 JP 2002529876 A5 JP2002529876 A5 JP 2002529876A5 JP 2000580214 A JP2000580214 A JP 2000580214A JP 2000580214 A JP2000580214 A JP 2000580214A JP 2002529876 A5 JP2002529876 A5 JP 2002529876A5
- Authority
- JP
- Japan
- Prior art keywords
- line
- memory
- integrated circuit
- word
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004044 response Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/184,474 | 1998-11-02 | ||
| US09/184,474 US6031754A (en) | 1998-11-02 | 1998-11-02 | Ferroelectric memory with increased switching voltage |
| PCT/US1999/025662 WO2000026919A1 (en) | 1998-11-02 | 1999-11-02 | Ferroelectric memory with increased switching voltage |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002529876A JP2002529876A (ja) | 2002-09-10 |
| JP2002529876A5 true JP2002529876A5 (enExample) | 2006-12-21 |
Family
ID=22677028
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000580214A Pending JP2002529876A (ja) | 1998-11-02 | 1999-11-02 | 切換電圧を高めた強誘電体メモリ |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6031754A (enExample) |
| EP (1) | EP1127354A1 (enExample) |
| JP (1) | JP2002529876A (enExample) |
| WO (1) | WO2000026919A1 (enExample) |
Families Citing this family (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100324594B1 (ko) | 1999-06-28 | 2002-02-16 | 박종섭 | 강유전체 메모리 장치 |
| US6658608B1 (en) * | 1999-09-21 | 2003-12-02 | David A. Kamp | Apparatus and method for testing ferroelectric memories |
| JP2001319472A (ja) * | 2000-05-10 | 2001-11-16 | Toshiba Corp | 半導体記憶装置 |
| US7030435B2 (en) * | 2000-08-24 | 2006-04-18 | Cova Technologies, Inc. | Single transistor rare earth manganite ferroelectric nonvolatile memory cell |
| US6587365B1 (en) * | 2000-08-31 | 2003-07-01 | Micron Technology, Inc. | Array architecture for depletion mode ferroelectric memory devices |
| US6515889B1 (en) * | 2000-08-31 | 2003-02-04 | Micron Technology, Inc. | Junction-isolated depletion mode ferroelectric memory |
| WO2002071477A1 (en) | 2001-03-02 | 2002-09-12 | Cova Technologies Incorporated | Single transistor rare earth manganite ferroelectric nonvolatile memory cell |
| KR100425160B1 (ko) | 2001-05-28 | 2004-03-30 | 주식회사 하이닉스반도체 | 불휘발성 강유전체 메모리 장치의 승압전압 발생회로 및그 발생방법 |
| JP3646791B2 (ja) | 2001-10-19 | 2005-05-11 | 沖電気工業株式会社 | 強誘電体メモリ装置およびその動作方法 |
| US6825517B2 (en) | 2002-08-28 | 2004-11-30 | Cova Technologies, Inc. | Ferroelectric transistor with enhanced data retention |
| US6714435B1 (en) | 2002-09-19 | 2004-03-30 | Cova Technologies, Inc. | Ferroelectric transistor for storing two data bits |
| US6888736B2 (en) | 2002-09-19 | 2005-05-03 | Cova Technologies, Inc. | Ferroelectric transistor for storing two data bits |
| US6826099B2 (en) * | 2002-11-20 | 2004-11-30 | Infineon Technologies Ag | 2T2C signal margin test mode using a defined charge and discharge of BL and /BL |
| US6876590B2 (en) | 2002-11-20 | 2005-04-05 | Infineon Technologies, Ag | 2T2C signal margin test mode using a defined charge exchange between BL and/BL |
| JP4154392B2 (ja) * | 2003-02-27 | 2008-09-24 | 富士通株式会社 | 半導体記憶装置及びデータ読み出し方法 |
| CN1695200B (zh) * | 2003-02-27 | 2010-04-28 | 富士通微电子株式会社 | 半导体存储装置 |
| US7082046B2 (en) * | 2003-02-27 | 2006-07-25 | Fujitsu Limited | Semiconductor memory device and method of reading data |
| TW594736B (en) | 2003-04-17 | 2004-06-21 | Macronix Int Co Ltd | Over-driven read method and device of ferroelectric memory |
| KR100682366B1 (ko) | 2005-02-03 | 2007-02-15 | 후지쯔 가부시끼가이샤 | 반도체 기억 장치 및 데이터 판독 방법 |
| US8477550B2 (en) * | 2010-05-05 | 2013-07-02 | Stmicroelectronics International N.V. | Pass-gated bump sense amplifier for embedded drams |
| JP6145972B2 (ja) * | 2012-03-05 | 2017-06-14 | 富士通セミコンダクター株式会社 | 不揮発性ラッチ回路及びメモリ装置 |
| WO2013137888A1 (en) | 2012-03-15 | 2013-09-19 | Intel Corporation | Negative bitline write assist circuit and method for operating the same |
| US9070432B2 (en) * | 2013-11-12 | 2015-06-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Negative bitline boost scheme for SRAM write-assist |
| CN107004443A (zh) | 2014-08-22 | 2017-08-01 | 阿拉克瑞蒂半导体公司 | 用于存储器编程的方法和设备 |
| US9792973B2 (en) * | 2016-03-18 | 2017-10-17 | Micron Technology, Inc. | Ferroelectric memory cell sensing |
| US10192606B2 (en) | 2016-04-05 | 2019-01-29 | Micron Technology, Inc. | Charge extraction from ferroelectric memory cell using sense capacitors |
| US9899073B2 (en) * | 2016-06-27 | 2018-02-20 | Micron Technology, Inc. | Multi-level storage in ferroelectric memory |
| US9886991B1 (en) | 2016-09-30 | 2018-02-06 | Micron Technology, Inc. | Techniques for sensing logic values stored in memory cells using sense amplifiers that are selectively isolated from digit lines |
| US10504576B2 (en) | 2017-12-19 | 2019-12-10 | Micron Technology, Inc. | Current separation for memory sensing |
| US10607676B2 (en) * | 2018-04-25 | 2020-03-31 | Micron Technology, Inc. | Sensing a memory cell |
| US11127449B2 (en) | 2018-04-25 | 2021-09-21 | Micron Technology, Inc. | Sensing a memory cell |
| US10847201B2 (en) | 2019-02-27 | 2020-11-24 | Kepler Computing Inc. | High-density low voltage non-volatile differential memory bit-cell with shared plate line |
| US11482529B2 (en) | 2019-02-27 | 2022-10-25 | Kepler Computing Inc. | High-density low voltage non-volatile memory with unidirectional plate-line and bit-line and pillar capacitor |
| US11527277B1 (en) | 2021-06-04 | 2022-12-13 | Kepler Computing Inc. | High-density low voltage ferroelectric memory bit-cell |
| US11696450B1 (en) | 2021-11-01 | 2023-07-04 | Kepler Computing Inc. | Common mode compensation for multi-element non-linear polar material based gain memory bit-cell |
| US11482270B1 (en) | 2021-11-17 | 2022-10-25 | Kepler Computing Inc. | Pulsing scheme for a ferroelectric memory bit-cell to minimize read or write disturb effect and refresh logic |
| US12108609B1 (en) | 2022-03-07 | 2024-10-01 | Kepler Computing Inc. | Memory bit-cell with stacked and folded planar capacitors |
| US20230395134A1 (en) | 2022-06-03 | 2023-12-07 | Kepler Computing Inc. | Write disturb mitigation for non-linear polar material based multi-capacitor bit-cell |
| US12347476B1 (en) | 2022-12-27 | 2025-07-01 | Kepler Computing Inc. | Apparatus and method to improve sensing noise margin in a non-linear polar material based bit-cell |
| US12334127B2 (en) | 2023-01-30 | 2025-06-17 | Kepler Computing Inc. | Non-linear polar material based multi-capacitor high density bit-cell |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| BE554007A (enExample) * | 1956-02-07 | |||
| US4873664A (en) * | 1987-02-12 | 1989-10-10 | Ramtron Corporation | Self restoring ferroelectric memory |
| US4888733A (en) * | 1988-09-12 | 1989-12-19 | Ramtron Corporation | Non-volatile memory cell and sensing method |
| JPH088339B2 (ja) * | 1988-10-19 | 1996-01-29 | 株式会社東芝 | 半導体メモリ |
| US5198706A (en) * | 1991-10-15 | 1993-03-30 | National Semiconductor | Ferroelectric programming cell for configurable logic |
| US5523964A (en) * | 1994-04-07 | 1996-06-04 | Symetrix Corporation | Ferroelectric non-volatile memory unit |
| US5406510A (en) * | 1993-07-15 | 1995-04-11 | Symetrix Corporation | Non-volatile memory |
| US5424975A (en) * | 1993-12-30 | 1995-06-13 | Micron Technology, Inc. | Reference circuit for a non-volatile ferroelectric memory |
| US5487030A (en) * | 1994-08-26 | 1996-01-23 | Hughes Aircraft Company | Ferroelectric interruptible read memory |
| JP3672954B2 (ja) * | 1994-12-26 | 2005-07-20 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| JP2937254B2 (ja) * | 1996-04-25 | 1999-08-23 | 日本電気株式会社 | 強誘電体メモリの修復方法 |
| JP2939973B2 (ja) * | 1996-06-06 | 1999-08-25 | 日本電気株式会社 | 不揮発性半導体メモリ装置の駆動方法 |
-
1998
- 1998-11-02 US US09/184,474 patent/US6031754A/en not_active Expired - Fee Related
-
1999
- 1999-11-02 JP JP2000580214A patent/JP2002529876A/ja active Pending
- 1999-11-02 EP EP99956834A patent/EP1127354A1/en not_active Withdrawn
- 1999-11-02 WO PCT/US1999/025662 patent/WO2000026919A1/en not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002529876A5 (enExample) | ||
| TW395045B (en) | Semiconductor memory, data read method for semiconductor memory and data storage apparatus | |
| JPH09120686A (ja) | データ記憶素子におけるデータの読出および復元方法 | |
| KR960704321A (ko) | 비-소멸성 강유전체 메모리(non-volatile memory) | |
| JPH09147579A5 (enExample) | ||
| JPH10135424A5 (enExample) | ||
| JP2001256775A5 (enExample) | ||
| EP1288964A3 (en) | Non-volatile semiconductor memory | |
| EP0869507A3 (en) | Low power memory including selective precharge circuit | |
| TW326528B (en) | Circuit and method for controlling bit line for a semiconductor memory device to control bit line by a circuit composed of bit lines, bit line bars, equalization power lines, and first and second precharge portions | |
| JP2000306382A5 (enExample) | ||
| TW546826B (en) | Integrated circuit memory devices having sense amplifiers therein that receive nominal and boosted supply voltages when active and methods of operating same | |
| JPH1050075A (ja) | データ記憶素子およびデータ記憶素子からデータを読み出す方法 | |
| TW548652B (en) | Ferro-electric memory-arrangement | |
| TW344074B (en) | Charge transfer sense amplifier | |
| US6519203B2 (en) | Ferroelectric random access memory and its operating method | |
| EP0994486A3 (en) | Semiconductor memory device | |
| TWI228720B (en) | Method for sensing data stored in a ferroelectric random access memory device | |
| JP2002074960A5 (enExample) | ||
| JP2001076492A5 (enExample) | ||
| JP2000268581A5 (enExample) | ||
| TWI323462B (en) | Operating method for dynamic random access memory | |
| US20020034091A1 (en) | Semiconductor memory device | |
| JP2003059258A5 (enExample) | ||
| US6188601B1 (en) | Ferroelectric memory device having single bit line coupled to at least one memory cell |