JP2002521845A5 - - Google Patents

Download PDF

Info

Publication number
JP2002521845A5
JP2002521845A5 JP2000562953A JP2000562953A JP2002521845A5 JP 2002521845 A5 JP2002521845 A5 JP 2002521845A5 JP 2000562953 A JP2000562953 A JP 2000562953A JP 2000562953 A JP2000562953 A JP 2000562953A JP 2002521845 A5 JP2002521845 A5 JP 2002521845A5
Authority
JP
Japan
Prior art keywords
insulating layer
layer
local wiring
forming
trench
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000562953A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002521845A (ja
Filing date
Publication date
Priority claimed from US09/123,177 external-priority patent/US6261908B1/en
Application filed filed Critical
Publication of JP2002521845A publication Critical patent/JP2002521845A/ja
Publication of JP2002521845A5 publication Critical patent/JP2002521845A5/ja
Pending legal-status Critical Current

Links

JP2000562953A 1998-07-27 1999-02-05 埋込みローカル配線 Pending JP2002521845A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/123,177 1998-07-27
US09/123,177 US6261908B1 (en) 1998-07-27 1998-07-27 Buried local interconnect
PCT/US1999/002459 WO2000007241A1 (en) 1998-07-27 1999-02-05 Buried local interconnect

Publications (2)

Publication Number Publication Date
JP2002521845A JP2002521845A (ja) 2002-07-16
JP2002521845A5 true JP2002521845A5 (https=) 2006-03-09

Family

ID=22407146

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000562953A Pending JP2002521845A (ja) 1998-07-27 1999-02-05 埋込みローカル配線

Country Status (5)

Country Link
US (1) US6261908B1 (https=)
EP (1) EP1114458A1 (https=)
JP (1) JP2002521845A (https=)
KR (1) KR100615658B1 (https=)
WO (1) WO2000007241A1 (https=)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100557943B1 (ko) * 2000-06-30 2006-03-10 주식회사 하이닉스반도체 플라즈마공정에 의한 에스티아이 공정의 특성개선방법
US20020197823A1 (en) * 2001-05-18 2002-12-26 Yoo Jae-Yoon Isolation method for semiconductor device
US7081398B2 (en) * 2001-10-12 2006-07-25 Micron Technology, Inc. Methods of forming a conductive line
US6828199B2 (en) 2001-12-20 2004-12-07 Advanced Micro Devices, Ltd. Monos device having buried metal silicide bit line
US6825097B2 (en) 2002-08-07 2004-11-30 International Business Machines Corporation Triple oxide fill for trench isolation
US6894915B2 (en) 2002-11-15 2005-05-17 Micron Technology, Inc. Method to prevent bit line capacitive coupling
US6734482B1 (en) * 2002-11-15 2004-05-11 Micron Technology, Inc. Trench buried bit line memory devices
JP2004221204A (ja) * 2003-01-10 2004-08-05 Oki Electric Ind Co Ltd 半導体装置の製造方法
DE102004024659B4 (de) 2004-05-18 2014-10-02 Infineon Technologies Ag Halbleiterbauteil
US7093989B2 (en) 2004-05-27 2006-08-22 Silverbrook Research Pty Ltd Printer comprising two uneven printhead modules and at least two printer controllers, one which spends print data to the other
KR100577312B1 (ko) * 2004-07-05 2006-05-10 동부일렉트로닉스 주식회사 씨모스 이미지 센서의 포토트랜지스터 및 그 제조 방법
US7118966B2 (en) * 2004-08-23 2006-10-10 Micron Technology, Inc. Methods of forming conductive lines
US7786003B1 (en) 2005-05-25 2010-08-31 Advanced Micro Devices, Inc. Buried silicide local interconnect with sidewall spacers and method for making the same
US7754522B2 (en) * 2008-08-06 2010-07-13 Micron Technology, Inc. Phase change memory structures and methods
US8492819B2 (en) 2011-07-14 2013-07-23 International Business Machines Corporation FET eDRAM trench self-aligned to buried strap
US20150145041A1 (en) * 2013-11-22 2015-05-28 International Business Machines Corporation Substrate local interconnect integration with finfets
US11183419B2 (en) 2020-03-17 2021-11-23 International Business Machines Corporation Unconfined buried interconnects
CN117334668A (zh) * 2022-06-16 2024-01-02 长鑫存储技术有限公司 半导体结构及其制备方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4683486A (en) 1984-09-24 1987-07-28 Texas Instruments Incorporated dRAM cell and array
JPS6265346A (ja) * 1985-09-17 1987-03-24 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
US5100823A (en) * 1988-02-29 1992-03-31 Motorola, Inc. Method of making buried stacked transistor-capacitor
US5070388A (en) 1990-01-19 1991-12-03 Harris Corporation Trench-resident interconnect structure
US5196373A (en) 1990-08-06 1993-03-23 Harris Corporation Method of making trench conductor and crossunder architecture
JPH04328860A (ja) * 1991-04-30 1992-11-17 Hitachi Ltd 半導体集積回路装置及びその製造方法
US5274965A (en) * 1992-02-06 1994-01-04 Gutter-Clean Hinge Company Inverting rain gutter
US5268326A (en) * 1992-09-28 1993-12-07 Motorola, Inc. Method of making dielectric and conductive isolated island
US5275965A (en) * 1992-11-25 1994-01-04 Micron Semiconductor, Inc. Trench isolation using gated sidewalls
US5429977A (en) 1994-03-11 1995-07-04 Industrial Technology Research Institute Method for forming a vertical transistor with a stacked capacitor DRAM cell
US5627092A (en) * 1994-09-26 1997-05-06 Siemens Aktiengesellschaft Deep trench dram process on SOI for low leakage DRAM cell
JPH08250677A (ja) 1994-12-28 1996-09-27 Nippon Steel Corp 半導体記憶装置及びその製造方法
US5545583A (en) 1995-04-13 1996-08-13 International Business Machines Corporation Method of making semiconductor trench capacitor cell having a buried strap
KR0144899B1 (ko) * 1995-04-25 1998-07-01 김광호 매몰 비트라인 디램 셀 및 그 제조방법
US5610441A (en) * 1995-05-19 1997-03-11 International Business Machines Corporation Angle defined trench conductor for a semiconductor device
US5859466A (en) 1995-06-07 1999-01-12 Nippon Steel Semiconductor Corporation Semiconductor device having a field-shield device isolation structure and method for making thereof
JP3719774B2 (ja) * 1996-05-16 2005-11-24 株式会社東芝 モノリシック集積回路
US6020230A (en) * 1998-04-22 2000-02-01 Texas Instruments-Acer Incorporated Process to fabricate planarized deep-shallow trench isolation having upper and lower portions with oxidized semiconductor trench fill in the upper portion and semiconductor trench fill in the lower portion

Similar Documents

Publication Publication Date Title
JP2002521845A5 (https=)
KR940007994A (ko) 자기 정렬 콘택홀의 제조방법 및 반도체 소자
KR940012650A (ko) 반도체 소자의 콘택제조방법
TWI223382B (en) Semiconductor structure having recess-resistant insulating layer and method of fabricating the same
TW428317B (en) Method of manufacturing cylindrical shaped capacitor
KR960026644A (ko) 반도체 장치의 배선구조 및 그의 제조방법
KR20000011203A (ko) 반도체장치및그제조방법
US5696022A (en) Method for forming field oxide isolation film
JP2518767B2 (ja) 半導体メモリ素子及びその製造方法
US20090160031A1 (en) Semiconductor Device and Method for Fabricating the Same
JP2007134699A (ja) キャパシタ・オーバー・ビットラインメモリセルの形成方法
JPH0254960A (ja) 半導体装置の製造方法
KR100500457B1 (ko) 포킷 배선을 갖는 반도체 장치 및 그 제조방법
JP4170612B2 (ja) 半導体装置およびその製造方法
JP2004063625A (ja) 半導体装置の製造方法
JPH11214678A (ja) 半導体装置およびその製造方法
US20060163669A1 (en) Method of fabricating semiconductor device having silicide layer and semiconductor device fabricated thereby
JP3318766B2 (ja) 半導体装置の製造方法
KR100436063B1 (ko) 반도체 장치의 콘택홀 형성 방법
JP2907248B2 (ja) 半導体装置およびその製造方法
KR100248624B1 (ko) 반도체소자의 제조방법
JPH0442948A (ja) 半導体装置の製造方法
JP2005353674A (ja) 半導体装置の製造方法及び半導体装置。
KR100195192B1 (ko) 반도체장치의 패드폴리 형성방법
JPH11163135A (ja) 半導体装置の製造方法