JP2001051747A5 - - Google Patents

Download PDF

Info

Publication number
JP2001051747A5
JP2001051747A5 JP1999228678A JP22867899A JP2001051747A5 JP 2001051747 A5 JP2001051747 A5 JP 2001051747A5 JP 1999228678 A JP1999228678 A JP 1999228678A JP 22867899 A JP22867899 A JP 22867899A JP 2001051747 A5 JP2001051747 A5 JP 2001051747A5
Authority
JP
Japan
Prior art keywords
clock
output
pll
circuit
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1999228678A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001051747A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP11228678A priority Critical patent/JP2001051747A/ja
Priority claimed from JP11228678A external-priority patent/JP2001051747A/ja
Priority to DE10012079A priority patent/DE10012079B4/de
Priority to US09/538,523 priority patent/US6529083B2/en
Publication of JP2001051747A publication Critical patent/JP2001051747A/ja
Publication of JP2001051747A5 publication Critical patent/JP2001051747A5/ja
Pending legal-status Critical Current

Links

JP11228678A 1999-08-12 1999-08-12 クロック制御回路 Pending JP2001051747A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP11228678A JP2001051747A (ja) 1999-08-12 1999-08-12 クロック制御回路
DE10012079A DE10012079B4 (de) 1999-08-12 2000-03-14 Taktsteuerschaltung und -Verfahren
US09/538,523 US6529083B2 (en) 1999-08-12 2000-03-30 Clock control circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11228678A JP2001051747A (ja) 1999-08-12 1999-08-12 クロック制御回路
US09/538,523 US6529083B2 (en) 1999-08-12 2000-03-30 Clock control circuit

Publications (2)

Publication Number Publication Date
JP2001051747A JP2001051747A (ja) 2001-02-23
JP2001051747A5 true JP2001051747A5 (enExample) 2005-05-12

Family

ID=26528400

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11228678A Pending JP2001051747A (ja) 1999-08-12 1999-08-12 クロック制御回路

Country Status (3)

Country Link
US (1) US6529083B2 (enExample)
JP (1) JP2001051747A (enExample)
DE (1) DE10012079B4 (enExample)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6871051B1 (en) * 2000-06-26 2005-03-22 Keith Barr Serial data transmission system using minimal interface
JP2002041452A (ja) * 2000-07-27 2002-02-08 Hitachi Ltd マイクロプロセッサ、半導体モジュール及びデータ処理システム
JP3587162B2 (ja) * 2000-10-31 2004-11-10 セイコーエプソン株式会社 データ転送制御装置及び電子機器
GB0123421D0 (en) * 2001-09-28 2001-11-21 Memquest Ltd Power management system
US7036032B2 (en) * 2002-01-04 2006-04-25 Ati Technologies, Inc. System for reduced power consumption by phase locked loop and method thereof
JP3665030B2 (ja) 2002-02-19 2005-06-29 Ｎｅｃマイクロシステム株式会社 バス制御方法及び情報処理装置
US7210054B2 (en) * 2002-06-25 2007-04-24 Intel Corporation Maintaining processor execution during frequency transitioning
US7278047B2 (en) * 2002-10-14 2007-10-02 Lexmark International, Inc. Providing different clock frequencies for different interfaces of a device
US7245684B2 (en) 2003-05-09 2007-07-17 Hewlett-Packard Development Company, L.P. System and method for compensating for skew between a first clock signal and a second clock signal
US7100065B2 (en) * 2003-05-09 2006-08-29 Hewlett-Packard Development Company, L.P. Controller arrangement for synchronizer data transfer between a core clock domain and bus clock domain each having its own individual synchronizing controller
US7219251B2 (en) * 2003-05-09 2007-05-15 Hewlett-Packard Development Company, L.P. Programmable clock synchronizer
US7194650B2 (en) * 2003-05-09 2007-03-20 Hewlett-Packard Development Company, L.P. System and method for synchronizing multiple synchronizer controllers
US7315957B1 (en) 2003-12-18 2008-01-01 Nvidia Corporation Method of providing a second clock while changing a first supplied clock frequency then supplying the changed first clock
US7340631B2 (en) * 2004-07-23 2008-03-04 Hewlett-Packard Development Company, L.P. Drift-tolerant sync pulse circuit in a sync pulse generator
US7382847B2 (en) * 2004-07-23 2008-06-03 Hewlett-Packard Development Company, L.P. Programmable sync pulse generator
US7119582B2 (en) * 2004-07-23 2006-10-10 Hewlett-Packard Development Company, Lp. Phase detection in a sync pulse generator
US20060023819A1 (en) * 2004-07-29 2006-02-02 Adkisson Richard W Clock synchronizer
US7436917B2 (en) * 2004-07-29 2008-10-14 Hewlett-Packard Development Company, L.P. Controller for clock synchronizer
KR100714396B1 (ko) * 2005-07-18 2007-05-04 삼성전자주식회사 메모리의 처리속도를 향상시킨 컴퓨터 시스템
JP4402021B2 (ja) * 2005-08-08 2010-01-20 パナソニック株式会社 半導体集積回路
US9262837B2 (en) 2005-10-17 2016-02-16 Nvidia Corporation PCIE clock rate stepping for graphics and platform processors
JP2007133527A (ja) * 2005-11-09 2007-05-31 Fujifilm Corp クロック信号生成回路、半導体集積回路及び分周率制御方法
US7664213B2 (en) * 2005-11-22 2010-02-16 Sun Microsystems, Inc. Clock alignment detection from single reference
WO2011067625A1 (en) * 2009-12-01 2011-06-09 Nxp B.V. A system for processing audio data
JP5172872B2 (ja) * 2010-01-28 2013-03-27 日本電信電話株式会社 クロック・データリカバリ回路
JP6801959B2 (ja) * 2012-12-13 2020-12-16 コーヒレント・ロジックス・インコーポレーテッド 同期型デジタルシステムにおけるオンチップクロックの自動的な選択
JP5885695B2 (ja) * 2013-03-26 2016-03-15 京セラドキュメントソリューションズ株式会社 集積回路およびクロック設定変更方法
CN104184470B (zh) * 2014-09-01 2017-04-19 福州瑞芯微电子股份有限公司 Pll修改自动复位装置及方法
JP6374350B2 (ja) * 2015-05-25 2018-08-15 大崎電気工業株式会社 タイマ同期システム

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4972442A (en) * 1989-04-27 1990-11-20 Northern Telecom Limited Phase-locked loop clock
US5161175A (en) * 1991-05-28 1992-11-03 Motorola, Inc. Circuit and method of detecting an invalid clock signal
US5142247A (en) * 1991-08-06 1992-08-25 Compaq Computer Corporation Multiple frequency phase-locked loop clock generator with stable transitions between frequencies
JP3468592B2 (ja) * 1994-08-10 2003-11-17 富士通株式会社 クロック信号発生回路
US5903748A (en) * 1997-08-18 1999-05-11 Motorola Inc. Method and apparatus for managing failure of a system clock in a data processing system

Similar Documents

Publication Publication Date Title
JP2001051747A5 (enExample)
KR970062993A (ko) 디지털 위상 보정 장치
KR960012738A (ko) 저 전력 궤환 경로의 위상 동기 루프 및 작동 방법
KR100305493B1 (ko) 클럭발생회로및클럭발생방법
JP2924773B2 (ja) 位相同期システム
KR100307292B1 (ko) 리셋신호발생회로
KR960028380A (ko) 위상동기루프회로의 클럭지연보상 및 듀티제어 장치
SE9700272L (sv) Oscillationskrets med automatisk frekvensreglering
CA2229765A1 (en) Synchronize processing circuit
JP3542978B2 (ja) 周波数同期装置および周波数同期制御方法
KR970055559A (ko) Pll 회로와 pll 회로용 노이즈 감소 방법
AU2002321951A1 (en) Method and arrangement for reducing phase jumps when switching between synchronisation sources
JPH0472413B2 (enExample)
KR100511892B1 (ko) 디엘엘장치
TW200614675A (en) Phase-locked loop apparatus and method thereof
JP2000174620A (ja) ジッタ抑圧回路
JPH06276089A (ja) Ｐｌｌ回路
JP2972590B2 (ja) クロック切替回路
JPH10173520A5 (enExample)
JP3505479B2 (ja) 複数同期装置及びクロック分岐・分周装置
JPH0458614A (ja) Ｐｌｌシンセサイザ
KR100907394B1 (ko) 동기식 회로의 클럭 발생 장치
KR0122867Y1 (ko) 단일 클럭 발생회로
JP2536959Y2 (ja) 基準クロック信号生成装置
JP2004086645A (ja) マイクロコンピュータ