IT1252131B - Architettura e metodo di organizzazione della memoria di un controllore elettronico operante con modalita' logiche di tipo fuzzy - Google Patents
Architettura e metodo di organizzazione della memoria di un controllore elettronico operante con modalita' logiche di tipo fuzzyInfo
- Publication number
- IT1252131B IT1252131B ITMI913167A ITMI913167A IT1252131B IT 1252131 B IT1252131 B IT 1252131B IT MI913167 A ITMI913167 A IT MI913167A IT MI913167 A ITMI913167 A IT MI913167A IT 1252131 B IT1252131 B IT 1252131B
- Authority
- IT
- Italy
- Prior art keywords
- memory
- input
- electronic controller
- organization
- architecture
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B13/00—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion
- G05B13/02—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric
- G05B13/0265—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric the criterion being a learning criterion
- G05B13/0275—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric the criterion being a learning criterion using fuzzy logic only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N7/00—Computing arrangements based on specific mathematical models
- G06N7/02—Computing arrangements based on specific mathematical models using fuzzy logic
- G06N7/04—Physical realisation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S706/00—Data processing: artificial intelligence
- Y10S706/90—Fuzzy logic
Landscapes
- Engineering & Computer Science (AREA)
- Artificial Intelligence (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Automation & Control Theory (AREA)
- Mathematical Physics (AREA)
- Fuzzy Systems (AREA)
- Evolutionary Computation (AREA)
- Health & Medical Sciences (AREA)
- Computational Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Molecular Biology (AREA)
- General Health & Medical Sciences (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Biomedical Technology (AREA)
- Life Sciences & Earth Sciences (AREA)
- Computer Vision & Pattern Recognition (AREA)
- Medical Informatics (AREA)
- Feedback Control In General (AREA)
Abstract
Una architettura di controllore elettronico operante con modalità logiche di tipo Fuzzy, del tipo comprendente una sezione (3) di ingresso con una pluralità di ingressi per segnali analogici o digitali, un'unità (5) centrale di controllo dotata di memorie (7) nelle quali sono memorizzate funzioni di appartenenza della logica Fuzzy, nonché una sezione (15) d'uscita e di conversione, ha la sezione di ingresso comprendente una pluralità di dispositivi (10) di conversione disposti in parallelo ed indipendenti uno dall'altro, ciascun dispositivo essendo dotato di un ingresso analogico (Iia) e di un ingresso digitale (Iid) per ricevere segnali da sensori esterni, nonché uscite digitali collegate in ingresso ad una corrispondente memoria (7) a sola lettura dell'unità centrale (5) per selezionare l'indirizzo di una parola di memoria.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ITMI913167A IT1252131B (it) | 1991-11-27 | 1991-11-27 | Architettura e metodo di organizzazione della memoria di un controllore elettronico operante con modalita' logiche di tipo fuzzy |
EP92830604A EP0544629B1 (en) | 1991-11-27 | 1992-10-30 | A fuzzy logic electronic controller architecture |
DE69203700T DE69203700T2 (de) | 1991-11-27 | 1992-10-30 | Architektur eines elektronischen Fuzzy-Logik-Kontroller. |
JP4318323A JPH0683628A (ja) | 1991-11-27 | 1992-11-27 | ファジィ論理電子制御装置のアーキテクチャ及びメモリ動作方法 |
US08/475,968 US5657427A (en) | 1991-11-27 | 1995-06-07 | Fuzzy logic electronic controller and associated method for setting up memories |
US08/563,788 US5633986A (en) | 1991-11-27 | 1995-11-27 | Method for setting up memories of a fuzzy electronic controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ITMI913167A IT1252131B (it) | 1991-11-27 | 1991-11-27 | Architettura e metodo di organizzazione della memoria di un controllore elettronico operante con modalita' logiche di tipo fuzzy |
Publications (3)
Publication Number | Publication Date |
---|---|
ITMI913167A0 ITMI913167A0 (it) | 1991-11-27 |
ITMI913167A1 ITMI913167A1 (it) | 1993-05-27 |
IT1252131B true IT1252131B (it) | 1995-06-05 |
Family
ID=11361202
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ITMI913167A IT1252131B (it) | 1991-11-27 | 1991-11-27 | Architettura e metodo di organizzazione della memoria di un controllore elettronico operante con modalita' logiche di tipo fuzzy |
Country Status (5)
Country | Link |
---|---|
US (2) | US5657427A (it) |
EP (1) | EP0544629B1 (it) |
JP (1) | JPH0683628A (it) |
DE (1) | DE69203700T2 (it) |
IT (1) | IT1252131B (it) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4447433A1 (de) * | 1994-03-29 | 1995-10-19 | Mathematik Und Datenverarbeitu | Analoger Fuzzy-Logik-Controller |
DE4433350C1 (de) * | 1994-09-19 | 1995-08-10 | Siemens Ag | Vorrichtung zur direkten Verarbeitung von Regeln mit linguistischen NICHT-, ODER- sowie UND-Operationen in einem Fuzzy-Inferenz-Prozessor |
DE19502230C2 (de) * | 1995-01-25 | 1998-07-30 | Univ Dresden Tech | Fuzzy-Regler für ein technisches System |
EP0735458B1 (en) * | 1995-03-28 | 2001-05-23 | Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe | Method for memorizing membership functions and the related circuit for calculating the grade of membership of the antecedents of fuzzy rules |
IT1283672B1 (it) * | 1996-08-02 | 1998-04-23 | Sgs Thomson Microelectronics | Processore elettronico operante in logica fuzzy |
US6430544B1 (en) | 1998-08-11 | 2002-08-06 | Ronald Childress | Single variable priority constraint fuzzy control system |
US20020099672A1 (en) * | 1999-01-20 | 2002-07-25 | Chidambar Ganesh | Fuzzy logic based processing system and method with uncertain input |
KR100398416B1 (ko) * | 1999-05-25 | 2003-09-19 | 주식회사 포스코 | 계층 퍼지 제어기 |
US6904420B2 (en) * | 2001-05-17 | 2005-06-07 | Honeywell International Inc. | Neuro/fuzzy hybrid approach to clustering data |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56116147A (en) * | 1980-02-20 | 1981-09-11 | Hitachi Ltd | Digital semiconductor integrated circuit and digital control system using it |
JP2853154B2 (ja) * | 1988-08-19 | 1999-02-03 | 富士ゼロックス株式会社 | プログラマブル・ファジィ論理回路 |
US5243687A (en) * | 1988-09-20 | 1993-09-07 | Omron Tateisi Electronics Co. | Fuzzy computer system having a fuzzy inference processing circuit for controlling and adapting output signal to the set membership signal |
EP0625743A1 (en) * | 1988-09-27 | 1994-11-23 | Omron Corporation | Digital function generator using interpolation |
JP3067023B2 (ja) * | 1988-09-29 | 2000-07-17 | オムロン株式会社 | ファジィデータ送信方法、ファジィデータ送信装置、ファジィデータ受信方法、ファジィデータ受信装置およびファジィデータ通信装置 |
US5363472A (en) * | 1988-09-30 | 1994-11-08 | Omron Tateisi Electronics Co. | Reasoning computer system |
JPH02155041A (ja) * | 1988-12-07 | 1990-06-14 | Aputo Instr Kk | 真理値フローによる処理装置 |
JPH02270030A (ja) * | 1989-04-12 | 1990-11-05 | Omron Corp | ファジィ処理装置 |
US5184131A (en) * | 1989-07-06 | 1993-02-02 | Nissan Motor Co., Ltd. | A-d converter suitable for fuzzy controller |
DE8911777U1 (de) * | 1989-10-03 | 1989-12-28 | Fischer, Gerhard, 2800 Bremen | Vorrichtung zur Aufnahme und zum Transport von Gütern, insbesondere Schüttgütern wie Sand etc. |
US5261036A (en) * | 1989-10-24 | 1993-11-09 | Mitsubishi Denki K.K. | Programmable controller with fuzzy control function, fuzzy control process and fuzzy control monitoring process |
JP2522415B2 (ja) * | 1989-10-24 | 1996-08-07 | 三菱電機株式会社 | ファジイ制御機能付プログラマブルコントロ―ラ、そのモニタシステム、および、ファジイ制御機能付プログラマブルコントロ―ラの制御方法 |
JP2561162B2 (ja) * | 1990-01-29 | 1996-12-04 | 三菱電機株式会社 | 演算処理用半導体装置 |
DE9010693U1 (de) * | 1990-07-17 | 1990-09-20 | Lindstedt, Wilhelm, 8500 Nürnberg | Strahlungsindikator |
DE9012034U1 (de) * | 1990-08-21 | 1990-12-06 | Vorbach, Horst, 7119 Mulfingen | Schlüsselanhänger |
JPH04105915A (ja) * | 1990-08-27 | 1992-04-07 | Nissei Plastics Ind Co | 射出成形機の温度制御方法 |
US5412752A (en) * | 1991-06-12 | 1995-05-02 | American Neurologix, Inc. | Expandable fuzzy microcontroller core |
US5245695A (en) * | 1991-06-12 | 1993-09-14 | American Neuralogix Inc. | Fuzzy microcontroller |
US5401949A (en) * | 1991-06-12 | 1995-03-28 | American Neurologix, Inc. | Fuzzy logic barcode reader |
US5201336A (en) * | 1992-02-10 | 1993-04-13 | Cooper Industries, Inc. | Fire safe valve |
-
1991
- 1991-11-27 IT ITMI913167A patent/IT1252131B/it active IP Right Grant
-
1992
- 1992-10-30 DE DE69203700T patent/DE69203700T2/de not_active Expired - Fee Related
- 1992-10-30 EP EP92830604A patent/EP0544629B1/en not_active Expired - Lifetime
- 1992-11-27 JP JP4318323A patent/JPH0683628A/ja active Pending
-
1995
- 1995-06-07 US US08/475,968 patent/US5657427A/en not_active Expired - Lifetime
- 1995-11-27 US US08/563,788 patent/US5633986A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0544629A3 (en) | 1993-09-01 |
EP0544629A2 (en) | 1993-06-02 |
ITMI913167A0 (it) | 1991-11-27 |
US5657427A (en) | 1997-08-12 |
EP0544629B1 (en) | 1995-07-26 |
US5633986A (en) | 1997-05-27 |
DE69203700T2 (de) | 1996-03-21 |
DE69203700D1 (de) | 1995-08-31 |
ITMI913167A1 (it) | 1993-05-27 |
JPH0683628A (ja) | 1994-03-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3992757B2 (ja) | マイクロプロセッサと同期するメモリ、及びデータプロセッサ、同期メモリ、周辺装置とシステムクロックを含むシステム | |
KR100356356B1 (ko) | 논리회로 | |
US4887084A (en) | Priority encoder | |
IT1252131B (it) | Architettura e metodo di organizzazione della memoria di un controllore elettronico operante con modalita' logiche di tipo fuzzy | |
US7142543B2 (en) | High speed programmable counter | |
EP0256935A3 (en) | Read only memory device having memory cells each storing one of three states | |
KR100578233B1 (ko) | 동기식메모리장치의 데이터 입출력 가변제어장치 | |
JPH0676579A (ja) | 半導体記憶装置 | |
JPH02130023A (ja) | マルチファンクション・プログラマブル・ロジック・デバイス | |
US5329494A (en) | Memory cell array divided type semiconductor memory device | |
TW428101B (en) | Synchronous semiconductor memory apparatus | |
US4333159A (en) | Combination shift register, counter and memory device | |
JPS5853099A (ja) | メモリ−の有効利用方法 | |
JPH0444691A (ja) | メモリー装置 | |
JPS63280977A (ja) | 電磁弁制御装置 | |
KR100205305B1 (ko) | 페이지 모드회로 | |
JPH05189975A (ja) | ランダムアクセスメモリ | |
JPS54124646A (en) | Logical operation controller | |
JP2001184853A (ja) | 半導体集積装置 | |
FR2417140A1 (fr) | Calculateur sequentiel programmable | |
JPS5764395A (en) | Memory device | |
JPS56168465A (en) | Key telephone control circuit | |
JPS5597077A (en) | Memory circuit | |
IT8922382A1 (it) | Sistema modulare di controllo e gestione di apparecchiature tramite calcolatore. | |
ITMI930981A1 (it) | Controllore per ram dinamiche e circuito per il controllo di una pluralita' di banchi di memoria ram dinamica |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted | ||
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19971125 |