IT1250098B - Circuito di regolazione dell'assorbimento per memorie statiche del tipo ram. - Google Patents

Circuito di regolazione dell'assorbimento per memorie statiche del tipo ram.

Info

Publication number
IT1250098B
IT1250098B ITRM910698A ITRM910698A IT1250098B IT 1250098 B IT1250098 B IT 1250098B IT RM910698 A ITRM910698 A IT RM910698A IT RM910698 A ITRM910698 A IT RM910698A IT 1250098 B IT1250098 B IT 1250098B
Authority
IT
Italy
Prior art keywords
voltage
ram
unit
regulation circuit
current
Prior art date
Application number
ITRM910698A
Other languages
English (en)
Italian (it)
Inventor
Su-Chul Lee
Chung-Geun Kwak
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITRM910698A0 publication Critical patent/ITRM910698A0/it
Publication of ITRM910698A1 publication Critical patent/ITRM910698A1/it
Application granted granted Critical
Publication of IT1250098B publication Critical patent/IT1250098B/it

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Static Random-Access Memory (AREA)
ITRM910698A 1990-09-19 1991-09-18 Circuito di regolazione dell'assorbimento per memorie statiche del tipo ram. IT1250098B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900014828A KR920006985A (ko) 1990-09-19 1990-09-19 스테이틱램의 부하 조절회로

Publications (3)

Publication Number Publication Date
ITRM910698A0 ITRM910698A0 (it) 1991-09-18
ITRM910698A1 ITRM910698A1 (it) 1993-03-18
IT1250098B true IT1250098B (it) 1995-03-30

Family

ID=19303774

Family Applications (1)

Application Number Title Priority Date Filing Date
ITRM910698A IT1250098B (it) 1990-09-19 1991-09-18 Circuito di regolazione dell'assorbimento per memorie statiche del tipo ram.

Country Status (6)

Country Link
JP (1) JPH04132080A (de)
KR (1) KR920006985A (de)
DE (1) DE4037207A1 (de)
FR (1) FR2666913B1 (de)
GB (1) GB2248131A (de)
IT (1) IT1250098B (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001143476A (ja) 1999-11-15 2001-05-25 Mitsubishi Electric Corp スタティック型半導体記憶装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5828679B2 (ja) * 1979-04-25 1983-06-17 富士通株式会社 半導体記憶装置の書込み回路
DE3004565C2 (de) * 1980-02-07 1984-06-14 Siemens AG, 1000 Berlin und 8000 München Integrierte digitale Halbleiterschaltung
JPS57162181A (en) * 1981-03-31 1982-10-05 Fujitsu Ltd Semiconductor memory device
JPS58161195A (ja) * 1982-03-19 1983-09-24 Fujitsu Ltd スタテイツク型半導体記憶装置
JPS5922295A (ja) * 1982-06-30 1984-02-04 Fujitsu Ltd 半導体記憶装置
US4758994A (en) * 1986-01-17 1988-07-19 Texas Instruments Incorporated On chip voltage regulator for common collector matrix programmable memory array
US4857772A (en) * 1987-04-27 1989-08-15 Fairchild Semiconductor Corporation BIPMOS decoder circuit
US4874967A (en) * 1987-12-15 1989-10-17 Xicor, Inc. Low power voltage clamp circuit
KR910004736B1 (ko) * 1988-12-15 1991-07-10 삼성전자 주식회사 스테이틱 메모리장치의 전원전압 조절회로
JPH02177084A (ja) * 1988-12-27 1990-07-10 Mitsubishi Electric Corp 半導体集積回路

Also Published As

Publication number Publication date
FR2666913B1 (fr) 1993-12-10
GB9111468D0 (en) 1991-07-17
ITRM910698A1 (it) 1993-03-18
GB2248131A (en) 1992-03-25
ITRM910698A0 (it) 1991-09-18
DE4037207C2 (de) 1993-08-19
KR920006985A (ko) 1992-04-28
FR2666913A1 (fr) 1992-03-20
DE4037207A1 (de) 1992-04-02
JPH04132080A (ja) 1992-05-06

Similar Documents

Publication Publication Date Title
DE69732695D1 (de) Linearer Spannungsregler mit geringem Stromverbrauch und schnellem Ansprechen auf die Lasttransienten
DE3575055D1 (de) Einfach geregelte stromversorgung mit lastkompensation von einem hilfsspannungsausgang.
KR920001524A (ko) Cmos 집적회로장치
DE69732699D1 (de) Linearer Spannungsregler mit geringem Verbrauch und hoher Versorgungsspannungsunterdrückung
DE69202208T2 (de) Integrierte Spannungsreglerschaltung mit hoher Stabilität und geringen Leistungsverbrauch-Merkmalen.
DE69008449T2 (de) Supraleitender Spannungsstabilisator.
EP0083031A3 (en) Semiconductor memory device having a programming circuit
ATE224608T1 (de) Aktiver gleichrichter mit minimalen energieverlusten
TW374930B (en) A RAM device having a self-refresh mode
DE3677557D1 (de) Ueberwachungsschaltung fuer die stromversorgung von halbleiterbausteinen.
CA2219343A1 (en) A high voltage converter circuit
DE69115741D1 (de) Kurzschlussdetektor für Speichermatrix
DE69132533D1 (de) Halbleiterspeichergerät mit redundanter Schaltung
DE69909202D1 (de) Anordnung und Verfahren für statischen RAMspeicher
TW324857B (en) Strong dielectric memory apparatus capable of decreasing array noise and power consumption
IT1250098B (it) Circuito di regolazione dell'assorbimento per memorie statiche del tipo ram.
JPS57204609A (en) Amplifier
ES8404530A1 (es) Procedimiento y circuito para estabilizar la salida de una fuente de alimentacion ferroresonante.
KR100353544B1 (en) Circuit for generating internal supply voltage of semiconductor memory device
JPS5674888A (en) Random access memory
DE59706097D1 (de) Extern gespeiste Anordnung mit einer elektronischen Anzeige und/oder einer Kommunikations-Schnittstelle
KR970071781A (ko) 반도체 메모리 장치 및 그 전원인가방법
KR970004101A (ko) 태양전지장치
KR890008839A (ko) 집적 메모리 회로
JPS5589984A (en) Static memory cell

Legal Events

Date Code Title Description
0001 Granted