IT1214606B - Dispositivo integrato di protezione dinamica, in particolare per circuiti integrati con ingresso in tecnologia mos. - Google Patents
Dispositivo integrato di protezione dinamica, in particolare per circuiti integrati con ingresso in tecnologia mos.Info
- Publication number
- IT1214606B IT1214606B IT8520670A IT2067085A IT1214606B IT 1214606 B IT1214606 B IT 1214606B IT 8520670 A IT8520670 A IT 8520670A IT 2067085 A IT2067085 A IT 2067085A IT 1214606 B IT1214606 B IT 1214606B
- Authority
- IT
- Italy
- Prior art keywords
- integrated
- input
- protection device
- mos technology
- dynamic protection
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8520670A IT1214606B (it) | 1985-05-13 | 1985-05-13 | Dispositivo integrato di protezione dinamica, in particolare per circuiti integrati con ingresso in tecnologia mos. |
GB8611213A GB2175163B (en) | 1985-05-13 | 1986-05-08 | Dynamic protection integrated device,in particular for mos input stages integrated circuits |
DE3615690A DE3615690C2 (de) | 1985-05-13 | 1986-05-09 | Integriertes Schutzelement, insbesondere für Eingänge in MOS-Technologie von integrierten Schaltungen |
FR868606709A FR2581808B1 (fr) | 1985-05-13 | 1986-05-09 | Dispositif integre de protection dynamique, notamment pour des circuits integres a etages d'entree mos |
US06/862,321 US4698720A (en) | 1985-05-13 | 1986-05-12 | Dynamic protection integrated device, in particular for MOS input stages integrated circuits |
JP61109351A JPH0746726B2 (ja) | 1985-05-13 | 1986-05-12 | ダイナミツク保護集積装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8520670A IT1214606B (it) | 1985-05-13 | 1985-05-13 | Dispositivo integrato di protezione dinamica, in particolare per circuiti integrati con ingresso in tecnologia mos. |
Publications (2)
Publication Number | Publication Date |
---|---|
IT8520670A0 IT8520670A0 (it) | 1985-05-13 |
IT1214606B true IT1214606B (it) | 1990-01-18 |
Family
ID=11170318
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT8520670A IT1214606B (it) | 1985-05-13 | 1985-05-13 | Dispositivo integrato di protezione dinamica, in particolare per circuiti integrati con ingresso in tecnologia mos. |
Country Status (6)
Country | Link |
---|---|
US (1) | US4698720A (it) |
JP (1) | JPH0746726B2 (it) |
DE (1) | DE3615690C2 (it) |
FR (1) | FR2581808B1 (it) |
GB (1) | GB2175163B (it) |
IT (1) | IT1214606B (it) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0724310B2 (ja) * | 1987-01-23 | 1995-03-15 | 松下電子工業株式会社 | 半導体装置 |
US4750078A (en) * | 1987-06-15 | 1988-06-07 | Motorola, Inc. | Semiconductor protection circuit having both positive and negative high voltage protection |
JPH0748652B2 (ja) * | 1987-07-23 | 1995-05-24 | 三菱電機株式会社 | 半導体回路装置の入力保護装置 |
US4835416A (en) * | 1987-08-31 | 1989-05-30 | National Semiconductor Corporation | VDD load dump protection circuit |
US4829350A (en) * | 1988-05-05 | 1989-05-09 | National Semiconductor Corporation | Electrostatic discharge integrated circuit protection |
DE4004526C1 (it) * | 1990-02-14 | 1991-09-05 | Texas Instruments Deutschland Gmbh, 8050 Freising, De | |
EP0740344B1 (en) * | 1995-04-24 | 2002-07-24 | Conexant Systems, Inc. | Method and apparatus for coupling multiple independent on-chip Vdd busses to an ESD core clamp |
US5745323A (en) * | 1995-06-30 | 1998-04-28 | Analog Devices, Inc. | Electrostatic discharge protection circuit for protecting CMOS transistors on integrated circuit processes |
US5751525A (en) * | 1996-01-05 | 1998-05-12 | Analog Devices, Inc. | EOS/ESD Protection circuit for an integrated circuit with operating/test voltages exceeding power supply rail voltages |
US5917689A (en) * | 1996-09-12 | 1999-06-29 | Analog Devices, Inc. | General purpose EOS/ESD protection circuit for bipolar-CMOS and CMOS integrated circuits |
US5838146A (en) * | 1996-11-12 | 1998-11-17 | Analog Devices, Inc. | Method and apparatus for providing ESD/EOS protection for IC power supply pins |
JP4917460B2 (ja) * | 2007-03-19 | 2012-04-18 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US7862656B2 (en) * | 2007-07-03 | 2011-01-04 | Siemens Medical Solutions Usa, Inc. | Apparatus and method for growing a crystal and heating an annular channel circumscribing the crystal |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3636385A (en) * | 1970-02-13 | 1972-01-18 | Ncr Co | Protection circuit |
DE2539890B2 (de) * | 1975-09-08 | 1978-06-01 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Schaltungsanordnung zum Schutz von Eingängen integrierter MOS-Schaltkreise |
JPS6048106B2 (ja) * | 1979-12-24 | 1985-10-25 | 富士通株式会社 | 半導体集積回路 |
JPS57109375A (en) * | 1980-12-26 | 1982-07-07 | Fujitsu Ltd | Mis type transistor protection circuit |
US4400625A (en) * | 1981-11-30 | 1983-08-23 | Reliance Electric Company | Standby A-C power system with transfer compensation circuitry |
US4492876A (en) * | 1983-07-18 | 1985-01-08 | At&T Bell Laboratories | Power supply switching arrangement |
-
1985
- 1985-05-13 IT IT8520670A patent/IT1214606B/it active
-
1986
- 1986-05-08 GB GB8611213A patent/GB2175163B/en not_active Expired
- 1986-05-09 FR FR868606709A patent/FR2581808B1/fr not_active Expired - Lifetime
- 1986-05-09 DE DE3615690A patent/DE3615690C2/de not_active Expired - Fee Related
- 1986-05-12 US US06/862,321 patent/US4698720A/en not_active Expired - Lifetime
- 1986-05-12 JP JP61109351A patent/JPH0746726B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
FR2581808A1 (fr) | 1986-11-14 |
JPH0746726B2 (ja) | 1995-05-17 |
DE3615690A1 (de) | 1986-11-13 |
GB2175163A (en) | 1986-11-19 |
GB2175163B (en) | 1989-12-13 |
JPS61264749A (ja) | 1986-11-22 |
US4698720A (en) | 1987-10-06 |
DE3615690C2 (de) | 1996-09-12 |
FR2581808B1 (fr) | 1990-10-26 |
IT8520670A0 (it) | 1985-05-13 |
GB8611213D0 (en) | 1986-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69531085D1 (de) | Verbesserungen in, an oder in Bezug auf Halbleiteranordnungen | |
DE3586073D1 (de) | Zeicheneingabeeinrichtung in dokumentverarbeitungsgeraete. | |
DE3585756D1 (de) | Halbleiterschaltungsanordnung in hauptscheibentechnik. | |
DE3782367D1 (de) | Mos-halbleiterschaltung. | |
ES510267A0 (es) | Mejoras introducidas en dispositivos auriculares. | |
DE3576883D1 (de) | Silizium-auf-isolator-transistor. | |
IT7922901A0 (it) | Dispositivi semiconduttori e circuiti integrati. | |
DE3585864D1 (de) | Hochgeschwindigkeitshalbleiteranordnung. | |
NL189789C (nl) | Geintegreerd mos-circuit met beschermingsinrichting tegen overmatige ingangsspanningen. | |
IT1213411B (it) | Struttura mos di potenza con dispositivo di protezione contro le sovratensioni e processo per lasua fabbricazione. | |
DE3584799D1 (de) | Halbleitervorrichtung. | |
IT8521627A0 (it) | Amplificatore operazionale tutto differenziale per circuiti integrati in tecnologia mos. | |
IT8620132A0 (it) | Circuito di polarizzazione per dispositivi integrati in tecnologia mos, particolarmente di tipo misto digitale-analogico. | |
IT1214606B (it) | Dispositivo integrato di protezione dinamica, in particolare per circuiti integrati con ingresso in tecnologia mos. | |
DE3581370D1 (de) | Halbleitervorrichtung. | |
DE3576612D1 (de) | Halbleiteranordnung mit mos-transistoren. | |
DE3582457D1 (de) | Halbleitervorrichtung mit eingangs-/ausgangsschutzschaltung. | |
ITTO910929A1 (it) | Procedimento per la fabbricazione di circuiti integrati in tecnologia mos. | |
DE3583113D1 (de) | Integrierte halbleiterschaltungsanordnung in polycell-technik. | |
DE3586568D1 (de) | Halbleitereinrichtung. | |
IT8520951A0 (it) | Dispositivo di protezione da scariche elettrostatiche, in particolare per circuiti integrati bipolari. | |
DE3381665D1 (de) | Halbleiteranordnung in harz-verkapselung. | |
IT8125510A0 (it) | Dispositivo a semiconduttore, in particolare transistor di potenza. | |
IT8122944A0 (it) | Procedimento di retro-corrisione per circuiti integrati. | |
DE3584102D1 (de) | Integrierte halbleiterschaltungsvorrichtung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19970530 |