IT1168282B - Memoria ad accesso casuale di tipo mos - Google Patents
Memoria ad accesso casuale di tipo mosInfo
- Publication number
- IT1168282B IT1168282B IT22952/83A IT2295283A IT1168282B IT 1168282 B IT1168282 B IT 1168282B IT 22952/83 A IT22952/83 A IT 22952/83A IT 2295283 A IT2295283 A IT 2295283A IT 1168282 B IT1168282 B IT 1168282B
- Authority
- IT
- Italy
- Prior art keywords
- random access
- access memory
- mos type
- type random
- mos
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4082—Address Buffers; level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57163887A JPS5954096A (ja) | 1982-09-22 | 1982-09-22 | ダイナミツク型ｍｏｓｒａｍ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| IT8322952A0 IT8322952A0 (it) | 1983-09-21 |
| IT8322952A1 IT8322952A1 (it) | 1985-03-21 |
| IT1168282B true IT1168282B (it) | 1987-05-20 |
Family
ID=15782682
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IT22952/83A IT1168282B (it) | 1982-09-22 | 1983-09-21 | Memoria ad accesso casuale di tipo mos |
Country Status (6)
| Country | Link |
|---|---|
| JP (1) | JPS5954096A (fr) |
| KR (1) | KR840005885A (fr) |
| DE (1) | DE3333974A1 (fr) |
| FR (1) | FR2533349B1 (fr) |
| GB (1) | GB2127596A (fr) |
| IT (1) | IT1168282B (fr) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3427454A1 (de) * | 1984-07-25 | 1986-01-30 | Siemens AG, 1000 Berlin und 8000 München | Integrierte schaltung fuer einen in komplementaerer schaltungstechnik aufgebauten dynamischen halbleiterspeicher |
| JPS6212991A (ja) * | 1985-07-10 | 1987-01-21 | Fujitsu Ltd | 半導体記憶装置 |
| US4792929A (en) * | 1987-03-23 | 1988-12-20 | Zenith Electronics Corporation | Data processing system with extended memory access |
| US5173878A (en) * | 1987-11-25 | 1992-12-22 | Kabushiki Kaisha Toshiba | Semiconductor memory including address multiplexing circuitry for changing the order of supplying row and column addresses between read and write cycles |
| KR930008838A (ko) * | 1991-10-31 | 1993-05-22 | 김광호 | 어드레스 입력 버퍼 |
| KR0120592B1 (ko) * | 1994-09-09 | 1997-10-20 | 김주용 | 신호 변환 장치를 갖고 있는 어드레스 입력버퍼 |
| KR0145852B1 (ko) * | 1995-04-14 | 1998-11-02 | 김광호 | 반도체메모리소자의 어드레스버퍼 |
| GB9902561D0 (en) * | 1999-02-06 | 1999-03-24 | Mitel Semiconductor Ltd | Synchronous memory |
| KR102465540B1 (ko) | 2017-05-18 | 2022-11-11 | 삼성전자주식회사 | 약액 공급 장치 및 이를 구비하는 반도체 처리 장치 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5914827B2 (ja) * | 1976-08-23 | 1984-04-06 | 株式会社日立製作所 | アドレス選択システム |
| JPS5381021A (en) * | 1976-12-27 | 1978-07-18 | Nippon Telegr & Teleph Corp <Ntt> | Address input circuit |
| JPS5575899U (fr) * | 1978-11-20 | 1980-05-24 | ||
| JPS57118599U (fr) * | 1981-01-14 | 1982-07-23 | ||
| US4541078A (en) * | 1982-12-22 | 1985-09-10 | At&T Bell Laboratories | Memory using multiplexed row and column address lines |
-
1982
- 1982-09-22 JP JP57163887A patent/JPS5954096A/ja active Granted
-
1983
- 1983-07-04 KR KR1019830003037A patent/KR840005885A/ko not_active Application Discontinuation
- 1983-08-04 FR FR838312878A patent/FR2533349B1/fr not_active Expired - Lifetime
- 1983-09-13 GB GB08324526A patent/GB2127596A/en not_active Withdrawn
- 1983-09-20 DE DE19833333974 patent/DE3333974A1/de not_active Withdrawn
- 1983-09-21 IT IT22952/83A patent/IT1168282B/it active
Also Published As
| Publication number | Publication date |
|---|---|
| GB8324526D0 (en) | 1983-10-12 |
| DE3333974A1 (de) | 1984-03-22 |
| JPS5954096A (ja) | 1984-03-28 |
| GB2127596A (en) | 1984-04-11 |
| IT8322952A1 (it) | 1985-03-21 |
| FR2533349A1 (fr) | 1984-03-23 |
| KR840005885A (ko) | 1984-11-19 |
| FR2533349B1 (fr) | 1991-09-06 |
| JPH0379799B2 (fr) | 1991-12-19 |
| IT8322952A0 (it) | 1983-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IT1160500B (it) | Memoria ad accesso casuale mosdinamica | |
| GB2093236B (en) | Semiconductor random access memory arrangements | |
| DE3382212D1 (de) | Halbleiterspeicher. | |
| DE3177169D1 (de) | Halbleiterspeicheranordnung. | |
| DE3585711D1 (de) | Halbleiterspeicheranordnung. | |
| DE3882278D1 (de) | Mos-speicher. | |
| KR880014861A (ko) | 반도체 기억장치 | |
| DE3584694D1 (de) | Dynamischer direktzugriffspeicher. | |
| DE3577944D1 (de) | Halbleiterspeicheranordnung. | |
| DE3485174D1 (de) | Halbleiterspeicheranordnung. | |
| DE3576013D1 (de) | Nichtfluechtiger halbleiterspeicher. | |
| JPS57133590A (en) | Mos memory | |
| DE3484180D1 (de) | Halbleiterspeicheranordnung. | |
| DE3576236D1 (de) | Halbleiterspeicheranordnung. | |
| DE3481355D1 (de) | Halbleiterspeicheranordnung. | |
| DE3577367D1 (de) | Halbleiterspeicheranordnung. | |
| DE3586556D1 (de) | Halbleiterspeicheranordnung. | |
| DE3576754D1 (de) | Halbleiterspeicheranordnung. | |
| DE3585811D1 (de) | Direktzugriffsspeicher. | |
| DE3486094D1 (de) | Halbleiterspeicheranordnung. | |
| DE3484630D1 (de) | Halbleiterspeicheranordnung. | |
| DE3586736D1 (de) | Halbleiterspeicher. | |
| DE3486082D1 (de) | Halbleiterspeicheranordnung. | |
| DE3381723D1 (de) | Halbleiterspeicheranordnung. | |
| DE3481395D1 (de) | Halbleiterspeicheranordnung. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19950927 |