IN2013MN01542A - - Google Patents
Download PDFInfo
- Publication number
- IN2013MN01542A IN2013MN01542A IN1542MUN2013A IN2013MN01542A IN 2013MN01542 A IN2013MN01542 A IN 2013MN01542A IN 1542MUN2013 A IN1542MUN2013 A IN 1542MUN2013A IN 2013MN01542 A IN2013MN01542 A IN 2013MN01542A
- Authority
- IN
- India
- Prior art keywords
- trenches
- concave surfaces
- openings
- surface area
- silicon oxide
- Prior art date
Links
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 2
- 229910021417 amorphous silicon Inorganic materials 0.000 abstract 2
- 229910052814 silicon oxide Inorganic materials 0.000 abstract 2
- 238000000231 atomic layer deposition Methods 0.000 abstract 1
- 239000003990 capacitor Substances 0.000 abstract 1
- 238000000151 deposition Methods 0.000 abstract 1
- 238000005530 etching Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/005—Electrodes
- H01G4/012—Form of non-self-supporting electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/018—Dielectrics
- H01G4/06—Solid dielectrics
- H01G4/08—Inorganic dielectrics
- H01G4/10—Metal-oxide dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/86—Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions
- H01L28/87—Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
- H01L29/945—Trench capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/021,151 US8492874B2 (en) | 2011-02-04 | 2011-02-04 | High density metal-insulator-metal trench capacitor |
PCT/US2012/023999 WO2012106720A1 (en) | 2011-02-04 | 2012-02-06 | High density metal-insulator-metal trench capacitor with concave surfaces |
Publications (1)
Publication Number | Publication Date |
---|---|
IN2013MN01542A true IN2013MN01542A (ko) | 2015-06-12 |
Family
ID=45768300
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IN1542MUN2013 IN2013MN01542A (ko) | 2011-02-04 | 2012-02-06 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8492874B2 (ko) |
EP (1) | EP2671245A1 (ko) |
KR (2) | KR20150059807A (ko) |
IN (1) | IN2013MN01542A (ko) |
WO (1) | WO2012106720A1 (ko) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101842901B1 (ko) * | 2011-10-18 | 2018-03-29 | 삼성전자주식회사 | 반도체 장치의 형성방법 |
US9012296B2 (en) | 2012-12-11 | 2015-04-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned deep trench capacitor, and method for making the same |
US9468098B2 (en) * | 2014-03-20 | 2016-10-11 | Qualcomm Incorporated | Face-up substrate integration with solder ball connection in semiconductor package |
US9562292B2 (en) | 2014-05-05 | 2017-02-07 | The United States Of America, As Represented By The Secretary Of Commerce | Photoactive article, process for making, and use of same |
DE102016122943B4 (de) | 2015-12-29 | 2024-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrierter chip beinhaltend einen tiefgrabenkondensator mit gewelltem profil sowie herstellungsverfahren für letzteren |
US20170186837A1 (en) * | 2015-12-29 | 2017-06-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Deep trench capacitor with scallop profile |
US10734402B2 (en) * | 2017-09-07 | 2020-08-04 | Toshiba Memory Corporation | Semiconductor device and method of fabricating the same |
US10886293B2 (en) * | 2017-09-07 | 2021-01-05 | Toshiba Memory Corporation | Semiconductor device and method of fabricating the same |
WO2019171470A1 (ja) * | 2018-03-06 | 2019-09-12 | 株式会社 東芝 | コンデンサ及びその製造方法 |
JP7063019B2 (ja) * | 2018-03-09 | 2022-05-09 | Tdk株式会社 | 薄膜コンデンサの製造方法及び薄膜コンデンサ |
US11081543B2 (en) * | 2018-03-23 | 2021-08-03 | International Business Machines Corporation | Multi-spheroid BEOL capacitor |
US10381263B1 (en) | 2018-05-04 | 2019-08-13 | International Business Machines Corporation | Method of forming via contact with resistance control |
US10373866B1 (en) | 2018-05-04 | 2019-08-06 | International Business Machines Corporation | Method of forming metal insulator metal capacitor with extended capacitor plates |
US11063157B1 (en) * | 2019-12-27 | 2021-07-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Trench capacitor profile to decrease substrate warpage |
CN113178426A (zh) * | 2020-05-11 | 2021-07-27 | 台湾积体电路制造股份有限公司 | 半导体器件及其制造方法 |
KR102704410B1 (ko) * | 2021-07-08 | 2024-09-09 | 에스케이키파운드리 주식회사 | 스캘롭 프로파일을 갖는 깊은 트렌치 식각 방법 |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59131974A (ja) | 1983-01-18 | 1984-07-28 | セイコーエプソン株式会社 | 液晶表示装置 |
US5160987A (en) | 1989-10-26 | 1992-11-03 | International Business Machines Corporation | Three-dimensional semiconductor structures formed from planar layers |
US5155657A (en) | 1991-10-31 | 1992-10-13 | International Business Machines Corporation | High area capacitor formation using material dependent etching |
DE19546999C1 (de) | 1995-12-15 | 1997-04-30 | Siemens Ag | Verfahren zur Herstellung von Kondensatoren in einer Halbleiteranordnung |
US5753948A (en) | 1996-11-19 | 1998-05-19 | International Business Machines Corporation | Advanced damascene planar stack capacitor fabrication method |
US5970340A (en) * | 1997-06-24 | 1999-10-19 | Micron Technology, Inc. | Method for making semiconductor device incorporating an electrical contact to an internal conductive layer |
US5976945A (en) * | 1997-11-20 | 1999-11-02 | Vanguard International Semiconductor Corporation | Method for fabricating a DRAM cell structure on an SOI wafer incorporating a two dimensional trench capacitor |
JP3630551B2 (ja) | 1998-04-02 | 2005-03-16 | 株式会社東芝 | 半導体記憶装置及びその製造方法 |
US5981350A (en) * | 1998-05-29 | 1999-11-09 | Micron Technology, Inc. | Method for forming high capacitance memory cells |
JP2002009244A (ja) * | 2000-06-21 | 2002-01-11 | Hitachi Ltd | 半導体集積回路および半導体集積回路の設計方法 |
US6204141B1 (en) * | 2000-09-13 | 2001-03-20 | Taiwan Semiconductor Mfg. Co. Ltd. | Method of manufacturing a deep trench capacitor |
JP2002222934A (ja) | 2001-01-29 | 2002-08-09 | Nec Corp | 半導体装置およびその製造方法 |
JP2002334940A (ja) | 2001-05-10 | 2002-11-22 | Sony Corp | 半導体装置及びその製造方法 |
US6387750B1 (en) | 2001-07-02 | 2002-05-14 | Macronix International Co., Ltd. | Method of forming MIM capacitor |
DE10143283C1 (de) | 2001-09-04 | 2002-12-12 | Infineon Technologies Ag | Verfahren zur Herstellung eines Grabenkondensators für einen Halbleiterspeicher |
US20030052088A1 (en) | 2001-09-19 | 2003-03-20 | Anisul Khan | Method for increasing capacitance in stacked and trench capacitors |
KR100528326B1 (ko) | 2002-12-31 | 2005-11-15 | 삼성전자주식회사 | 가요성 기판 상에 보호캡을 구비하는 박막 반도체 소자 및 이를 이용하는 전자장치 및 그 제조방법 |
US7239194B2 (en) * | 2004-03-25 | 2007-07-03 | Integral Wave Technologies, Inc. | Trench capacitor power supply system and method |
US7270765B2 (en) | 2004-06-14 | 2007-09-18 | Asahi Glass Company, Limited | Composition for forming dielectric layer, MIM capacitor and process for its production |
US7223654B2 (en) | 2005-04-15 | 2007-05-29 | International Business Machines Corporation | MIM capacitor and method of fabricating same |
DE102005038219B4 (de) | 2005-08-12 | 2008-11-13 | Infineon Technologies Ag | Integrierte Schaltungsanordnung mit Kondensator in einer Leitbahnlage und Verfahren zum Herstellen derselben |
WO2007054858A2 (en) | 2005-11-08 | 2007-05-18 | Nxp B.V. | Integrated capacitor arrangement for ultrahigh capacitance values |
TWI451561B (zh) | 2006-05-02 | 2014-09-01 | Nxp Bv | 包括經改進電極之電子裝置 |
KR100778865B1 (ko) | 2006-05-25 | 2007-11-22 | 동부일렉트로닉스 주식회사 | 엠아이엠 구조의 커패시터의 제조 방법 |
JP5016928B2 (ja) * | 2007-01-10 | 2012-09-05 | 株式会社東芝 | 不揮発性半導体記憶装置及びその製造方法 |
TW200849488A (en) | 2007-06-08 | 2008-12-16 | Nanya Technology Corp | Deep trench and fabricating method thereof, trench capacitor and fabricating method thereof |
JP2009277770A (ja) * | 2008-05-13 | 2009-11-26 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法 |
US8021945B2 (en) | 2009-04-14 | 2011-09-20 | International Business Machines Corporation | Bottle-shaped trench capacitor with enhanced capacitance |
US8502340B2 (en) * | 2010-12-09 | 2013-08-06 | Tessera, Inc. | High density three-dimensional integrated capacitors |
-
2011
- 2011-02-04 US US13/021,151 patent/US8492874B2/en active Active
-
2012
- 2012-02-06 WO PCT/US2012/023999 patent/WO2012106720A1/en active Application Filing
- 2012-02-06 IN IN1542MUN2013 patent/IN2013MN01542A/en unknown
- 2012-02-06 KR KR1020157012409A patent/KR20150059807A/ko not_active Application Discontinuation
- 2012-02-06 EP EP12706148.9A patent/EP2671245A1/en not_active Ceased
- 2012-02-06 KR KR1020137023068A patent/KR20130120535A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
US8492874B2 (en) | 2013-07-23 |
KR20150059807A (ko) | 2015-06-02 |
US20120199949A1 (en) | 2012-08-09 |
WO2012106720A1 (en) | 2012-08-09 |
EP2671245A1 (en) | 2013-12-11 |
KR20130120535A (ko) | 2013-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IN2013MN01542A (ko) | ||
WO2014110450A3 (en) | Methods for integrating lead and graphene growth and devices formed therefrom | |
JP2012235103A5 (ja) | 半導体装置の作製方法、及び半導体装置 | |
WO2013049173A3 (en) | Improved intrench profile | |
WO2015038423A3 (en) | Reverse self aligned double patterning process for back end of line fabrication of a semiconductor device | |
JP2013093546A5 (ko) | ||
GB2510525A (en) | Rare-earth oxide isolated semiconductor fin | |
SG169292A1 (en) | Semiconductor device and production method thereof | |
GB201320434D0 (en) | Epitaxial extension CMOS transistor | |
JP2012004549A5 (ja) | 半導体装置 | |
WO2014004012A3 (en) | High voltage three-dimensional devices having dielectric liners | |
WO2013093504A3 (en) | Etched silicon structures, method of forming etched silicon structures and uses thereof | |
JP2014131025A5 (ko) | ||
JP2012099796A5 (ko) | ||
WO2013134592A3 (en) | Atomic layer deposition strengthening members and method of manufacture | |
RU2014134901A (ru) | Емкостной преобразователь, полученный микрообработкой, и способ его изготовления | |
WO2010091405A3 (en) | Metrology methods and apparatus for nanomaterial characterization of energy storage electrode structures | |
JP2014534336A5 (ko) | ||
WO2012118944A3 (en) | Techniques for producing thin films of single crystal diamond | |
JP2012146838A5 (ko) | ||
SG169948A1 (en) | Reliable interconnect for semiconductor device | |
EP2782138A3 (en) | Semiconductor device and method for manufacturing the same | |
JP2010263183A5 (ko) | ||
GB201201735D0 (en) | Under bump passives in wafer level packaging | |
WO2014138116A3 (en) | Method of forming finfet having fins of different height |