IL149832A0 - Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon - Google Patents

Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon

Info

Publication number
IL149832A0
IL149832A0 IL14983200A IL14983200A IL149832A0 IL 149832 A0 IL149832 A0 IL 149832A0 IL 14983200 A IL14983200 A IL 14983200A IL 14983200 A IL14983200 A IL 14983200A IL 149832 A0 IL149832 A0 IL 149832A0
Authority
IL
Israel
Prior art keywords
silicon
formation
methods
devices based
wire array
Prior art date
Application number
IL14983200A
Other languages
English (en)
Original Assignee
Sceptre Electronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sceptre Electronics Ltd filed Critical Sceptre Electronics Ltd
Publication of IL149832A0 publication Critical patent/IL149832A0/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/2633Bombardment with radiation with high-energy radiation for etching, e.g. sputteretching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/122Single quantum well structures
    • H01L29/125Quantum wire structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66439Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Nanotechnology (AREA)
  • Manufacturing & Machinery (AREA)
  • Toxicology (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Health & Medical Sciences (AREA)
  • Physical Vapour Deposition (AREA)
  • Thin Film Transistor (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
  • Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
  • Drying Of Semiconductors (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
IL14983200A 1999-11-25 2000-10-02 Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon IL149832A0 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
RU99124768/28A RU2173003C2 (ru) 1999-11-25 1999-11-25 Способ образования кремниевой наноструктуры, решетки кремниевых квантовых проводков и основанных на них устройств
PCT/IB2000/001397 WO2001039259A1 (en) 1999-11-25 2000-10-02 Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon

Publications (1)

Publication Number Publication Date
IL149832A0 true IL149832A0 (en) 2002-11-10

Family

ID=20227346

Family Applications (1)

Application Number Title Priority Date Filing Date
IL14983200A IL149832A0 (en) 1999-11-25 2000-10-02 Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon

Country Status (23)

Country Link
US (1) US6274007B1 (sh)
EP (1) EP1104011A1 (sh)
JP (1) JP2001156050A (sh)
KR (1) KR20020069195A (sh)
CN (1) CN1399791A (sh)
AU (1) AU7547400A (sh)
BG (1) BG106739A (sh)
BR (1) BR0016095A (sh)
CA (1) CA2392307A1 (sh)
CZ (1) CZ20021824A3 (sh)
EE (1) EE200200261A (sh)
HR (1) HRP20020459A2 (sh)
HU (1) HUP0203517A2 (sh)
IL (1) IL149832A0 (sh)
IS (1) IS6393A (sh)
MX (1) MXPA02005281A (sh)
NO (1) NO20022427L (sh)
PL (1) PL355890A1 (sh)
RU (1) RU2173003C2 (sh)
SK (1) SK7442002A3 (sh)
WO (1) WO2001039259A1 (sh)
YU (1) YU38202A (sh)
ZA (1) ZA200204822B (sh)

Families Citing this family (105)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2191444C1 (ru) * 2001-10-09 2002-10-20 Общество с ограниченной ответственностью "Агентство маркетинга научных разработок" Способ изготовления полевого транзистора с периодически легированным каналом
US6872645B2 (en) * 2002-04-02 2005-03-29 Nanosys, Inc. Methods of positioning and/or orienting nanostructures
US7619562B2 (en) * 2002-09-30 2009-11-17 Nanosys, Inc. Phased array systems
AU2003283973B2 (en) * 2002-09-30 2008-10-30 Oned Material Llc Large-area nanoenabled macroelectronic substrates and uses therefor
US7135728B2 (en) * 2002-09-30 2006-11-14 Nanosys, Inc. Large-area nanoenabled macroelectronic substrates and uses therefor
US7067867B2 (en) * 2002-09-30 2006-06-27 Nanosys, Inc. Large-area nonenabled macroelectronic substrates and uses therefor
TWI354261B (en) * 2002-09-30 2011-12-11 Nanosys Inc Integrated displays using nanowire transistors
US7051945B2 (en) * 2002-09-30 2006-05-30 Nanosys, Inc Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites
US7227174B2 (en) * 2003-06-26 2007-06-05 Rj Mears, Llc Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
US7531850B2 (en) * 2003-06-26 2009-05-12 Mears Technologies, Inc. Semiconductor device including a memory cell with a negative differential resistance (NDR) device
US20070010040A1 (en) * 2003-06-26 2007-01-11 Rj Mears, Llc Method for Making a Semiconductor Device Including a Strained Superlattice Layer Above a Stress Layer
US20060011905A1 (en) * 2003-06-26 2006-01-19 Rj Mears, Llc Semiconductor device comprising a superlattice dielectric interface layer
US20070020860A1 (en) * 2003-06-26 2007-01-25 Rj Mears, Llc Method for Making Semiconductor Device Including a Strained Superlattice and Overlying Stress Layer and Related Methods
US20060292765A1 (en) * 2003-06-26 2006-12-28 Rj Mears, Llc Method for Making a FINFET Including a Superlattice
US20070015344A1 (en) * 2003-06-26 2007-01-18 Rj Mears, Llc Method for Making a Semiconductor Device Including a Strained Superlattice Between at Least One Pair of Spaced Apart Stress Regions
US20060231857A1 (en) * 2003-06-26 2006-10-19 Rj Mears, Llc Method for making a semiconductor device including a memory cell with a negative differential resistance (ndr) device
US20060267130A1 (en) * 2003-06-26 2006-11-30 Rj Mears, Llc Semiconductor Device Including Shallow Trench Isolation (STI) Regions with a Superlattice Therebetween
US7514328B2 (en) * 2003-06-26 2009-04-07 Mears Technologies, Inc. Method for making a semiconductor device including shallow trench isolation (STI) regions with a superlattice therebetween
US7659539B2 (en) 2003-06-26 2010-02-09 Mears Technologies, Inc. Semiconductor device including a floating gate memory cell with a superlattice channel
US7045813B2 (en) * 2003-06-26 2006-05-16 Rj Mears, Llc Semiconductor device including a superlattice with regions defining a semiconductor junction
US20060220118A1 (en) * 2003-06-26 2006-10-05 Rj Mears, Llc Semiconductor device including a dopant blocking superlattice
US7598515B2 (en) * 2003-06-26 2009-10-06 Mears Technologies, Inc. Semiconductor device including a strained superlattice and overlying stress layer and related methods
US20070063186A1 (en) * 2003-06-26 2007-03-22 Rj Mears, Llc Method for making a semiconductor device including a front side strained superlattice layer and a back side stress layer
US7045377B2 (en) * 2003-06-26 2006-05-16 Rj Mears, Llc Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
EP1644983B1 (en) * 2003-06-26 2008-10-29 Mears Technologies, Inc. Semiconductor device including mosfet having bandgap-engineered superlattice
US20060273299A1 (en) * 2003-06-26 2006-12-07 Rj Mears, Llc Method for making a semiconductor device including a dopant blocking superlattice
US20050279991A1 (en) * 2003-06-26 2005-12-22 Rj Mears, Llc Semiconductor device including a superlattice having at least one group of substantially undoped layers
US20060289049A1 (en) * 2003-06-26 2006-12-28 Rj Mears, Llc Semiconductor Device Having a Semiconductor-on-Insulator (SOI) Configuration and Including a Superlattice on a Thin Semiconductor Layer
US6958486B2 (en) * 2003-06-26 2005-10-25 Rj Mears, Llc Semiconductor device including band-engineered superlattice
US7202494B2 (en) * 2003-06-26 2007-04-10 Rj Mears, Llc FINFET including a superlattice
US7586165B2 (en) * 2003-06-26 2009-09-08 Mears Technologies, Inc. Microelectromechanical systems (MEMS) device including a superlattice
US7153763B2 (en) 2003-06-26 2006-12-26 Rj Mears, Llc Method for making a semiconductor device including band-engineered superlattice using intermediate annealing
US20070020833A1 (en) * 2003-06-26 2007-01-25 Rj Mears, Llc Method for Making a Semiconductor Device Including a Channel with a Non-Semiconductor Layer Monolayer
US7491587B2 (en) * 2003-06-26 2009-02-17 Mears Technologies, Inc. Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer
US7033437B2 (en) * 2003-06-26 2006-04-25 Rj Mears, Llc Method for making semiconductor device including band-engineered superlattice
US7535041B2 (en) * 2003-06-26 2009-05-19 Mears Technologies, Inc. Method for making a semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
US20040262594A1 (en) * 2003-06-26 2004-12-30 Rj Mears, Llc Semiconductor structures having improved conductivity effective mass and methods for fabricating same
US7586116B2 (en) * 2003-06-26 2009-09-08 Mears Technologies, Inc. Semiconductor device having a semiconductor-on-insulator configuration and a superlattice
US20060243964A1 (en) * 2003-06-26 2006-11-02 Rj Mears, Llc Method for making a semiconductor device having a semiconductor-on-insulator configuration and a superlattice
US20040266116A1 (en) * 2003-06-26 2004-12-30 Rj Mears, Llc Methods of fabricating semiconductor structures having improved conductivity effective mass
US7446002B2 (en) * 2003-06-26 2008-11-04 Mears Technologies, Inc. Method for making a semiconductor device comprising a superlattice dielectric interface layer
US20070063185A1 (en) * 2003-06-26 2007-03-22 Rj Mears, Llc Semiconductor device including a front side strained superlattice layer and a back side stress layer
US7531828B2 (en) * 2003-06-26 2009-05-12 Mears Technologies, Inc. Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions
US7612366B2 (en) * 2003-06-26 2009-11-03 Mears Technologies, Inc. Semiconductor device including a strained superlattice layer above a stress layer
US7229902B2 (en) * 2003-06-26 2007-06-12 Rj Mears, Llc Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction
US20050282330A1 (en) * 2003-06-26 2005-12-22 Rj Mears, Llc Method for making a semiconductor device including a superlattice having at least one group of substantially undoped layers
US7531829B2 (en) * 2003-06-26 2009-05-12 Mears Technologies, Inc. Semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance
US7768018B2 (en) 2003-10-10 2010-08-03 Wostec, Inc. Polarizer based on a nanowire grid
RU2240280C1 (ru) * 2003-10-10 2004-11-20 Ворлд Бизнес Ассошиэйтс Лимитед Способ формирования упорядоченных волнообразных наноструктур (варианты)
DE10351059B4 (de) * 2003-10-31 2007-03-01 Roth & Rau Ag Verfahren und Vorrichtung zur Ionenstrahlbearbeitung von Oberflächen
US8025960B2 (en) * 2004-02-02 2011-09-27 Nanosys, Inc. Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
US20110039690A1 (en) * 2004-02-02 2011-02-17 Nanosys, Inc. Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
US7553371B2 (en) 2004-02-02 2009-06-30 Nanosys, Inc. Porous substrates, articles, systems and compositions comprising nanofibers and methods of their use and production
WO2005119753A2 (en) * 2004-04-30 2005-12-15 Nanosys, Inc. Systems and methods for nanowire growth and harvesting
US20050279274A1 (en) * 2004-04-30 2005-12-22 Chunming Niu Systems and methods for nanowire growth and manufacturing
US7785922B2 (en) 2004-04-30 2010-08-31 Nanosys, Inc. Methods for oriented growth of nanowires on patterned substrates
EP1769530A2 (en) * 2004-07-07 2007-04-04 Nanosys, Inc. Systems and methods for harvesting and integrating nanowires
US7345307B2 (en) * 2004-10-12 2008-03-18 Nanosys, Inc. Fully integrated organic layered processes for making plastic electronics based on conductive polymers and semiconductor nanowires
US7473943B2 (en) * 2004-10-15 2009-01-06 Nanosys, Inc. Gate configuration for nanowire electronic devices
RU2267832C1 (ru) * 2004-11-17 2006-01-10 Александр Викторович Принц Способ изготовления микро- и наноприборов на локальных подложках
CN101263078B (zh) * 2004-11-24 2012-12-26 奈米系统股份有限公司 适用于纳米线薄膜的接触掺杂和退火系统以及工艺
KR20070091314A (ko) * 2004-11-30 2007-09-10 아구라 테크놀로지스, 인코포레이티드 대규모 와이어 그리드 편광기들에 대한 응용 및 제조기술들
US7351346B2 (en) * 2004-11-30 2008-04-01 Agoura Technologies, Inc. Non-photolithographic method for forming a wire grid polarizer for optical and infrared wavelengths
US7560366B1 (en) 2004-12-02 2009-07-14 Nanosys, Inc. Nanowire horizontal growth and substrate removal
KR100624461B1 (ko) * 2005-02-25 2006-09-19 삼성전자주식회사 나노 와이어 및 그 제조 방법
US7604690B2 (en) * 2005-04-05 2009-10-20 Wostec, Inc. Composite material for ultra thin membranes
WO2007038164A2 (en) * 2005-09-23 2007-04-05 Nanosys, Inc. Methods for nanostructure doping
US20070166928A1 (en) * 2005-12-22 2007-07-19 Rj Mears, Llc Method for making an electronic device including a selectively polable superlattice
US7517702B2 (en) * 2005-12-22 2009-04-14 Mears Technologies, Inc. Method for making an electronic device including a poled superlattice having a net electrical dipole moment
US7951422B2 (en) * 2005-12-29 2011-05-31 Nanosys, Inc. Methods for oriented growth of nanowires on patterned substrates
US7741197B1 (en) 2005-12-29 2010-06-22 Nanosys, Inc. Systems and methods for harvesting and reducing contamination in nanowires
US7718996B2 (en) * 2006-02-21 2010-05-18 Mears Technologies, Inc. Semiconductor device comprising a lattice matching layer
FI122010B (fi) * 2006-08-09 2011-07-15 Konstantin Arutyunov Ionisuihkuetsausmenetelmä ja -laitteisto
US7776760B2 (en) * 2006-11-07 2010-08-17 Nanosys, Inc. Systems and methods for nanowire growth
KR100836426B1 (ko) * 2006-11-24 2008-06-09 삼성에스디아이 주식회사 비휘발성 메모리 소자 및 그 제조방법과 이를 포함한메모리 장치
US7786024B2 (en) * 2006-11-29 2010-08-31 Nanosys, Inc. Selective processing of semiconductor nanowires by polarized visible radiation
US20080129930A1 (en) * 2006-12-01 2008-06-05 Agoura Technologies Reflective polarizer configuration for liquid crystal displays
US7781827B2 (en) 2007-01-24 2010-08-24 Mears Technologies, Inc. Semiconductor device with a vertical MOSFET including a superlattice and related methods
US7928425B2 (en) * 2007-01-25 2011-04-19 Mears Technologies, Inc. Semiconductor device including a metal-to-semiconductor superlattice interface layer and related methods
US7863066B2 (en) * 2007-02-16 2011-01-04 Mears Technologies, Inc. Method for making a multiple-wavelength opto-electronic device including a superlattice
US7880161B2 (en) * 2007-02-16 2011-02-01 Mears Technologies, Inc. Multiple-wavelength opto-electronic device including a superlattice
US7812339B2 (en) * 2007-04-23 2010-10-12 Mears Technologies, Inc. Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures
US8668833B2 (en) * 2008-05-21 2014-03-11 Globalfoundries Singapore Pte. Ltd. Method of forming a nanostructure
PL3859830T3 (pl) 2009-05-19 2022-05-02 Oned Material, Inc. Materiały nanostrukturalne do zastosowań bateryjnych
US8623288B1 (en) 2009-06-29 2014-01-07 Nanosys, Inc. Apparatus and methods for high density nanowire growth
CN102386096A (zh) * 2010-08-31 2012-03-21 上海华虹Nec电子有限公司 改善ldmos性能一致性和稳定性的方法
WO2013006077A1 (en) * 2011-07-06 2013-01-10 Wostec, Inc. Solar cell with nanostructured layer and methods of making and using
KR20140054183A (ko) 2011-08-05 2014-05-08 워스텍, 인코포레이티드 나노구조 층을 갖는 발광 다이오드 및 그의 제조 및 사용 방법
WO2013089578A1 (en) * 2011-12-12 2013-06-20 Wostec, Inc. Sers-sensor with nanostructured surface and methods of making and using
US9653627B2 (en) 2012-01-18 2017-05-16 Wostec, Inc. Arrangements with pyramidal features having at least one nanostructured surface and methods of making and using
US9134250B2 (en) 2012-03-23 2015-09-15 Wostec, Inc. SERS-sensor with nanostructured layer and methods of making and using
US9500789B2 (en) 2013-03-13 2016-11-22 Wostec, Inc. Polarizer based on a nanowire grid
US9406753B2 (en) 2013-11-22 2016-08-02 Atomera Incorporated Semiconductor devices including superlattice depletion layer stack and related methods
US9275996B2 (en) 2013-11-22 2016-03-01 Mears Technologies, Inc. Vertical semiconductor devices including superlattice punch through stop layer and related methods
US9716147B2 (en) 2014-06-09 2017-07-25 Atomera Incorporated Semiconductor devices with enhanced deterministic doping and related methods
EP3161857B1 (en) 2014-06-26 2021-09-08 Wostec, Inc. Method of forming a wavelike hard nanomask on a topographic feature
US9722046B2 (en) 2014-11-25 2017-08-01 Atomera Incorporated Semiconductor device including a superlattice and replacement metal gate structure and related methods
WO2016187038A1 (en) 2015-05-15 2016-11-24 Atomera Incorporated Semiconductor devices with superlattice and punch-through stop (pts) layers at different depths and related methods
US9721790B2 (en) 2015-06-02 2017-08-01 Atomera Incorporated Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control
US9558939B1 (en) 2016-01-15 2017-01-31 Atomera Incorporated Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source
WO2018093284A1 (en) 2016-11-18 2018-05-24 Wostec, Inc. Optical memory devices using a silicon wire grid polarizer and methods of making and using
WO2018156042A1 (en) 2017-02-27 2018-08-30 Wostec, Inc. Nanowire grid polarizer on a curved surface and methods of making and using
RU2671294C1 (ru) * 2017-11-28 2018-10-30 Федеральное государственное бюджетное образовательное учреждение высшего образования "Чеченский государственный университет" Способ изготовления полупроводникового прибора
CN110137254B (zh) * 2019-04-30 2021-07-09 中国科学技术大学 半导体栅极电控量子点及其制备方法
CN114497275A (zh) * 2021-12-29 2022-05-13 昆明物理研究所 硅量子点光伏异质结制备方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2141699C1 (ru) 1997-09-30 1999-11-20 Закрытое акционерное общество Центр "Анализ Веществ" Способ формирования твердотельных наноструктур

Also Published As

Publication number Publication date
ZA200204822B (en) 2003-11-26
WO2001039259A1 (en) 2001-05-31
BR0016095A (pt) 2004-03-23
US6274007B1 (en) 2001-08-14
PL355890A1 (en) 2004-05-31
BG106739A (en) 2003-08-29
SK7442002A3 (en) 2003-05-02
EP1104011A1 (en) 2001-05-30
IS6393A (is) 2002-05-24
JP2001156050A (ja) 2001-06-08
EE200200261A (et) 2003-08-15
RU2173003C2 (ru) 2001-08-27
CA2392307A1 (en) 2001-05-31
YU38202A (sh) 2006-08-17
HRP20020459A2 (en) 2005-10-31
NO20022427D0 (no) 2002-05-22
HUP0203517A2 (en) 2003-07-28
MXPA02005281A (es) 2006-02-10
NO20022427L (no) 2002-06-25
KR20020069195A (ko) 2002-08-29
CZ20021824A3 (cs) 2004-10-13
AU7547400A (en) 2001-06-04
CN1399791A (zh) 2003-02-26

Similar Documents

Publication Publication Date Title
IL149832A0 (en) Methods of formation of a silicon nanostructure, a silicon quantum wire array and devices based thereon
GB2339073B (en) A semiconductor memory having a multilevel quantum dot structure, a method of fabricating the same, and an optical device incorporating the same
AU4318600A (en) Sic wafer, sic semiconductor device and sic wafer production method
AU2002212973A1 (en) Quantum dot devices
GB2359191B (en) Semiconductor device and method of manufacturing the same
EP1146555A4 (en) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
AU7484100A (en) Novel chip interconnect and packaging deposition methods and structures
AU5437801A (en) Suspension and retention packaging structures and methods
AU2001250035A1 (en) Coated wire
EP1169731A4 (en) SEMICONDUCTOR DEVICE COMPRISING A SELF-ALIGNED CONTACTS STRUCTURE AND METHODS OF MANUFACTURING THE SAME
GB9913900D0 (en) A doped semiconductor material,a method of manufacturing the doped semiconductor material,and a semiconductor device
EP1326270A4 (en) SILICON WAFER AND SILICON EPITAXIAL WAFER AND METHOD OF MANUFACTURING THEREOF
EP1173885A4 (en) DOUBLE PROCESS SEMICONDUCTOR HETEROSTRUCTURES AND METHODS
GB9907184D0 (en) A method of manufacturing a semiconductor device
HK1053012B (zh) 半導體器件及其形成方法
AU2002224583A1 (en) Strain-engineered, self-assembled, semiconductor quantum dot lattices
EP1187183A4 (en) MANUFACTURE OF A SEMICONDUCTOR PART AND ASSOCIATED MANUFACTURING STRIP
GB0106693D0 (en) Method of forming semiconductor features and a semiconductor structure
SG91266A1 (en) A method of manufacturing a semiconductor device
GB0023248D0 (en) A semiconductor structure and the method of manufacturing the same
SG90251A1 (en) Gold wire for semiconductor element connection and semiconductor element connection method
EP1174916A3 (en) Semiconductor device and semiconductor device manufacturing method
EP1174914A3 (en) Semiconductor device and semiconductor device manufacturing method
SG98018A1 (en) A method of fabricating a semiconductor structure having quantum wires and a semiconductor device including such structure
AU6387900A (en) Method and structure for manufacturing improved yield semiconductor packaged devices